carminefb.h 2.2 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465
  1. #ifndef CARMINE_CARMINE_H
  2. #define CARMINE_CARMINE_H
  3. #define CARMINE_MEMORY_BAR 2
  4. #define CARMINE_CONFIG_BAR 3
  5. #define MAX_DISPLAY 2
  6. #define CARMINE_DISPLAY_MEM (800 * 600 * 4)
  7. #define CARMINE_TOTAL_DIPLAY_MEM (CARMINE_DISPLAY_MEM * MAX_DISPLAY)
  8. #define CARMINE_USE_DISPLAY0 (1 << 0)
  9. #define CARMINE_USE_DISPLAY1 (1 << 1)
  10. /*
  11. * This values work on the eval card. Custom boards may use different timings,
  12. * here an example :)
  13. */
  14. /* DRAM initialization values */
  15. #ifdef CONFIG_FB_CARMINE_DRAM_EVAL
  16. #define CARMINE_DFLT_IP_CLOCK_ENABLE (0x03ff)
  17. #define CARMINE_DFLT_IP_DCTL_ADD (0x05c3)
  18. #define CARMINE_DFLT_IP_DCTL_MODE (0x0121)
  19. #define CARMINE_DFLT_IP_DCTL_EMODE (0x8000)
  20. #define CARMINE_DFLT_IP_DCTL_SET_TIME1 (0x4749)
  21. #define CARMINE_DFLT_IP_DCTL_SET_TIME2 (0x2a22)
  22. #define CARMINE_DFLT_IP_DCTL_REFRESH (0x0042)
  23. #define CARMINE_DFLT_IP_DCTL_STATES (0x0003)
  24. #define CARMINE_DFLT_IP_DCTL_RESERVE0 (0x0020)
  25. #define CARMINE_DFLT_IP_DCTL_FIFO_DEPTH (0x000f)
  26. #define CARMINE_DFLT_IP_DCTL_RESERVE2 (0x0000)
  27. #define CARMINE_DFLT_IP_DCTL_DDRIF1 (0x6646)
  28. #define CARMINE_DFLT_IP_DCTL_DDRIF2 (0x0055)
  29. #define CARMINE_DFLT_IP_DCTL_MODE_AFT_RST (0x0021)
  30. #define CARMINE_DFLT_IP_DCTL_STATES_AFT_RST (0x0002)
  31. #define CARMINE_DFLT_IP_DCTL_IO_CONT0 (0x0555)
  32. #define CARMINE_DFLT_IP_DCTL_IO_CONT1 (0x0555)
  33. #define CARMINE_DCTL_DLL_RESET (1)
  34. #endif
  35. #ifdef CONFIG_CARMINE_DRAM_CUSTOM
  36. #define CARMINE_DFLT_IP_CLOCK_ENABLE (0x03ff)
  37. #define CARMINE_DFLT_IP_DCTL_ADD (0x03b2)
  38. #define CARMINE_DFLT_IP_DCTL_MODE (0x0161)
  39. #define CARMINE_DFLT_IP_DCTL_EMODE (0x8000)
  40. #define CARMINE_DFLT_IP_DCTL_SET_TIME1 (0x2628)
  41. #define CARMINE_DFLT_IP_DCTL_SET_TIME2 (0x1a09)
  42. #define CARMINE_DFLT_IP_DCTL_REFRESH (0x00fe)
  43. #define CARMINE_DFLT_IP_DCTL_STATES (0x0003)
  44. #define CARMINE_DFLT_IP_DCTL_RESERVE0 (0x0020)
  45. #define CARMINE_DFLT_IP_DCTL_FIFO_DEPTH (0x000f)
  46. #define CARMINE_DFLT_IP_DCTL_RESERVE2 (0x0000)
  47. #define CARMINE_DFLT_IP_DCTL_DDRIF1 (0x0646)
  48. #define CARMINE_DFLT_IP_DCTL_DDRIF2 (0x55aa)
  49. #define CARMINE_DFLT_IP_DCTL_MODE_AFT_RST (0x0061)
  50. #define CARMINE_DFLT_IP_DCTL_STATES_AFT_RST (0x0002)
  51. #define CARMINE_DFLT_IP_DCTL_IO_CONT0 (0x0555)
  52. #define CARMINE_DFLT_IP_DCTL_IO_CONT1 (0x0555)
  53. #define CARMINE_DCTL_DLL_RESET (1)
  54. #endif
  55. #endif