dc395x.c 141 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352135313541355135613571358135913601361136213631364136513661367136813691370137113721373137413751376137713781379138013811382138313841385138613871388138913901391139213931394139513961397139813991400140114021403140414051406140714081409141014111412141314141415141614171418141914201421142214231424142514261427142814291430143114321433143414351436143714381439144014411442144314441445144614471448144914501451145214531454145514561457145814591460146114621463146414651466146714681469147014711472147314741475147614771478147914801481148214831484148514861487148814891490149114921493149414951496149714981499150015011502150315041505150615071508150915101511151215131514151515161517151815191520152115221523152415251526152715281529153015311532153315341535153615371538153915401541154215431544154515461547154815491550155115521553155415551556155715581559156015611562156315641565156615671568156915701571157215731574157515761577157815791580158115821583158415851586158715881589159015911592159315941595159615971598159916001601160216031604160516061607160816091610161116121613161416151616161716181619162016211622162316241625162616271628162916301631163216331634163516361637163816391640164116421643164416451646164716481649165016511652165316541655165616571658165916601661166216631664166516661667166816691670167116721673167416751676167716781679168016811682168316841685168616871688168916901691169216931694169516961697169816991700170117021703170417051706170717081709171017111712171317141715171617171718171917201721172217231724172517261727172817291730173117321733173417351736173717381739174017411742174317441745174617471748174917501751175217531754175517561757175817591760176117621763176417651766176717681769177017711772177317741775177617771778177917801781178217831784178517861787178817891790179117921793179417951796179717981799180018011802180318041805180618071808180918101811181218131814181518161817181818191820182118221823182418251826182718281829183018311832183318341835183618371838183918401841184218431844184518461847184818491850185118521853185418551856185718581859186018611862186318641865186618671868186918701871187218731874187518761877187818791880188118821883188418851886188718881889189018911892189318941895189618971898189919001901190219031904190519061907190819091910191119121913191419151916191719181919192019211922192319241925192619271928192919301931193219331934193519361937193819391940194119421943194419451946194719481949195019511952195319541955195619571958195919601961196219631964196519661967196819691970197119721973197419751976197719781979198019811982198319841985198619871988198919901991199219931994199519961997199819992000200120022003200420052006200720082009201020112012201320142015201620172018201920202021202220232024202520262027202820292030203120322033203420352036203720382039204020412042204320442045204620472048204920502051205220532054205520562057205820592060206120622063206420652066206720682069207020712072207320742075207620772078207920802081208220832084208520862087208820892090209120922093209420952096209720982099210021012102210321042105210621072108210921102111211221132114211521162117211821192120212121222123212421252126212721282129213021312132213321342135213621372138213921402141214221432144214521462147214821492150215121522153215421552156215721582159216021612162216321642165216621672168216921702171217221732174217521762177217821792180218121822183218421852186218721882189219021912192219321942195219621972198219922002201220222032204220522062207220822092210221122122213221422152216221722182219222022212222222322242225222622272228222922302231223222332234223522362237223822392240224122422243224422452246224722482249225022512252225322542255225622572258225922602261226222632264226522662267226822692270227122722273227422752276227722782279228022812282228322842285228622872288228922902291229222932294229522962297229822992300230123022303230423052306230723082309231023112312231323142315231623172318231923202321232223232324232523262327232823292330233123322333233423352336233723382339234023412342234323442345234623472348234923502351235223532354235523562357235823592360236123622363236423652366236723682369237023712372237323742375237623772378237923802381238223832384238523862387238823892390239123922393239423952396239723982399240024012402240324042405240624072408240924102411241224132414241524162417241824192420242124222423242424252426242724282429243024312432243324342435243624372438243924402441244224432444244524462447244824492450245124522453245424552456245724582459246024612462246324642465246624672468246924702471247224732474247524762477247824792480248124822483248424852486248724882489249024912492249324942495249624972498249925002501250225032504250525062507250825092510251125122513251425152516251725182519252025212522252325242525252625272528252925302531253225332534253525362537253825392540254125422543254425452546254725482549255025512552255325542555255625572558255925602561256225632564256525662567256825692570257125722573257425752576257725782579258025812582258325842585258625872588258925902591259225932594259525962597259825992600260126022603260426052606260726082609261026112612261326142615261626172618261926202621262226232624262526262627262826292630263126322633263426352636263726382639264026412642264326442645264626472648264926502651265226532654265526562657265826592660266126622663266426652666266726682669267026712672267326742675267626772678267926802681268226832684268526862687268826892690269126922693269426952696269726982699270027012702270327042705270627072708270927102711271227132714271527162717271827192720272127222723272427252726272727282729273027312732273327342735273627372738273927402741274227432744274527462747274827492750275127522753275427552756275727582759276027612762276327642765276627672768276927702771277227732774277527762777277827792780278127822783278427852786278727882789279027912792279327942795279627972798279928002801280228032804280528062807280828092810281128122813281428152816281728182819282028212822282328242825282628272828282928302831283228332834283528362837283828392840284128422843284428452846284728482849285028512852285328542855285628572858285928602861286228632864286528662867286828692870287128722873287428752876287728782879288028812882288328842885288628872888288928902891289228932894289528962897289828992900290129022903290429052906290729082909291029112912291329142915291629172918291929202921292229232924292529262927292829292930293129322933293429352936293729382939294029412942294329442945294629472948294929502951295229532954295529562957295829592960296129622963296429652966296729682969297029712972297329742975297629772978297929802981298229832984298529862987298829892990299129922993299429952996299729982999300030013002300330043005300630073008300930103011301230133014301530163017301830193020302130223023302430253026302730283029303030313032303330343035303630373038303930403041304230433044304530463047304830493050305130523053305430553056305730583059306030613062306330643065306630673068306930703071307230733074307530763077307830793080308130823083308430853086308730883089309030913092309330943095309630973098309931003101310231033104310531063107310831093110311131123113311431153116311731183119312031213122312331243125312631273128312931303131313231333134313531363137313831393140314131423143314431453146314731483149315031513152315331543155315631573158315931603161316231633164316531663167316831693170317131723173317431753176317731783179318031813182318331843185318631873188318931903191319231933194319531963197319831993200320132023203320432053206320732083209321032113212321332143215321632173218321932203221322232233224322532263227322832293230323132323233323432353236323732383239324032413242324332443245324632473248324932503251325232533254325532563257325832593260326132623263326432653266326732683269327032713272327332743275327632773278327932803281328232833284328532863287328832893290329132923293329432953296329732983299330033013302330333043305330633073308330933103311331233133314331533163317331833193320332133223323332433253326332733283329333033313332333333343335333633373338333933403341334233433344334533463347334833493350335133523353335433553356335733583359336033613362336333643365336633673368336933703371337233733374337533763377337833793380338133823383338433853386338733883389339033913392339333943395339633973398339934003401340234033404340534063407340834093410341134123413341434153416341734183419342034213422342334243425342634273428342934303431343234333434343534363437343834393440344134423443344434453446344734483449345034513452345334543455345634573458345934603461346234633464346534663467346834693470347134723473347434753476347734783479348034813482348334843485348634873488348934903491349234933494349534963497349834993500350135023503350435053506350735083509351035113512351335143515351635173518351935203521352235233524352535263527352835293530353135323533353435353536353735383539354035413542354335443545354635473548354935503551355235533554355535563557355835593560356135623563356435653566356735683569357035713572357335743575357635773578357935803581358235833584358535863587358835893590359135923593359435953596359735983599360036013602360336043605360636073608360936103611361236133614361536163617361836193620362136223623362436253626362736283629363036313632363336343635363636373638363936403641364236433644364536463647364836493650365136523653365436553656365736583659366036613662366336643665366636673668366936703671367236733674367536763677367836793680368136823683368436853686368736883689369036913692369336943695369636973698369937003701370237033704370537063707370837093710371137123713371437153716371737183719372037213722372337243725372637273728372937303731373237333734373537363737373837393740374137423743374437453746374737483749375037513752375337543755375637573758375937603761376237633764376537663767376837693770377137723773377437753776377737783779378037813782378337843785378637873788378937903791379237933794379537963797379837993800380138023803380438053806380738083809381038113812381338143815381638173818381938203821382238233824382538263827382838293830383138323833383438353836383738383839384038413842384338443845384638473848384938503851385238533854385538563857385838593860386138623863386438653866386738683869387038713872387338743875387638773878387938803881388238833884388538863887388838893890389138923893389438953896389738983899390039013902390339043905390639073908390939103911391239133914391539163917391839193920392139223923392439253926392739283929393039313932393339343935393639373938393939403941394239433944394539463947394839493950395139523953395439553956395739583959396039613962396339643965396639673968396939703971397239733974397539763977397839793980398139823983398439853986398739883989399039913992399339943995399639973998399940004001400240034004400540064007400840094010401140124013401440154016401740184019402040214022402340244025402640274028402940304031403240334034403540364037403840394040404140424043404440454046404740484049405040514052405340544055405640574058405940604061406240634064406540664067406840694070407140724073407440754076407740784079408040814082408340844085408640874088408940904091409240934094409540964097409840994100410141024103410441054106410741084109411041114112411341144115411641174118411941204121412241234124412541264127412841294130413141324133413441354136413741384139414041414142414341444145414641474148414941504151415241534154415541564157415841594160416141624163416441654166416741684169417041714172417341744175417641774178417941804181418241834184418541864187418841894190419141924193419441954196419741984199420042014202420342044205420642074208420942104211421242134214421542164217421842194220422142224223422442254226422742284229423042314232423342344235423642374238423942404241424242434244424542464247424842494250425142524253425442554256425742584259426042614262426342644265426642674268426942704271427242734274427542764277427842794280428142824283428442854286428742884289429042914292429342944295429642974298429943004301430243034304430543064307430843094310431143124313431443154316431743184319432043214322432343244325432643274328432943304331433243334334433543364337433843394340434143424343434443454346434743484349435043514352435343544355435643574358435943604361436243634364436543664367436843694370437143724373437443754376437743784379438043814382438343844385438643874388438943904391439243934394439543964397439843994400440144024403440444054406440744084409441044114412441344144415441644174418441944204421442244234424442544264427442844294430443144324433443444354436443744384439444044414442444344444445444644474448444944504451445244534454445544564457445844594460446144624463446444654466446744684469447044714472447344744475447644774478447944804481448244834484448544864487448844894490449144924493449444954496449744984499450045014502450345044505450645074508450945104511451245134514451545164517451845194520452145224523452445254526452745284529453045314532453345344535453645374538453945404541454245434544454545464547454845494550455145524553455445554556455745584559456045614562456345644565456645674568456945704571457245734574457545764577457845794580458145824583458445854586458745884589459045914592459345944595459645974598459946004601460246034604460546064607460846094610461146124613461446154616461746184619462046214622462346244625462646274628462946304631463246334634463546364637463846394640464146424643464446454646464746484649465046514652465346544655465646574658465946604661466246634664466546664667466846694670467146724673467446754676467746784679468046814682468346844685468646874688468946904691469246934694469546964697469846994700470147024703470447054706470747084709471047114712471347144715471647174718471947204721472247234724472547264727472847294730473147324733473447354736473747384739474047414742474347444745474647474748474947504751475247534754475547564757475847594760476147624763476447654766476747684769477047714772477347744775477647774778477947804781478247834784478547864787478847894790479147924793479447954796479747984799480048014802480348044805480648074808480948104811481248134814481548164817481848194820482148224823482448254826482748284829483048314832483348344835483648374838483948404841484248434844484548464847484848494850485148524853485448554856485748584859486048614862486348644865486648674868486948704871487248734874487548764877487848794880488148824883488448854886488748884889489048914892489348944895489648974898489949004901
  1. /*
  2. * dc395x.c
  3. *
  4. * Device Driver for Tekram DC395(U/UW/F), DC315(U)
  5. * PCI SCSI Bus Master Host Adapter
  6. * (SCSI chip set used Tekram ASIC TRM-S1040)
  7. *
  8. * Authors:
  9. * C.L. Huang <ching@tekram.com.tw>
  10. * Erich Chen <erich@tekram.com.tw>
  11. * (C) Copyright 1995-1999 Tekram Technology Co., Ltd.
  12. *
  13. * Kurt Garloff <garloff@suse.de>
  14. * (C) 1999-2000 Kurt Garloff
  15. *
  16. * Oliver Neukum <oliver@neukum.name>
  17. * Ali Akcaagac <aliakc@web.de>
  18. * Jamie Lenehan <lenehan@twibble.org>
  19. * (C) 2003
  20. *
  21. * License: GNU GPL
  22. *
  23. *************************************************************************
  24. *
  25. * Redistribution and use in source and binary forms, with or without
  26. * modification, are permitted provided that the following conditions
  27. * are met:
  28. * 1. Redistributions of source code must retain the above copyright
  29. * notice, this list of conditions and the following disclaimer.
  30. * 2. Redistributions in binary form must reproduce the above copyright
  31. * notice, this list of conditions and the following disclaimer in the
  32. * documentation and/or other materials provided with the distribution.
  33. * 3. The name of the author may not be used to endorse or promote products
  34. * derived from this software without specific prior written permission.
  35. *
  36. * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
  37. * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
  38. * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
  39. * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
  40. * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
  41. * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
  42. * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
  43. * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
  44. * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
  45. * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  46. *
  47. ************************************************************************
  48. */
  49. #include <linux/module.h>
  50. #include <linux/moduleparam.h>
  51. #include <linux/delay.h>
  52. #include <linux/ctype.h>
  53. #include <linux/blkdev.h>
  54. #include <linux/interrupt.h>
  55. #include <linux/init.h>
  56. #include <linux/spinlock.h>
  57. #include <linux/pci.h>
  58. #include <linux/list.h>
  59. #include <linux/vmalloc.h>
  60. #include <linux/slab.h>
  61. #include <asm/io.h>
  62. #include <scsi/scsi.h>
  63. #include <scsi/scsicam.h> /* needed for scsicam_bios_param */
  64. #include <scsi/scsi_cmnd.h>
  65. #include <scsi/scsi_device.h>
  66. #include <scsi/scsi_host.h>
  67. #include "dc395x.h"
  68. #define DC395X_NAME "dc395x"
  69. #define DC395X_BANNER "Tekram DC395(U/UW/F), DC315(U) - ASIC TRM-S1040"
  70. #define DC395X_VERSION "v2.05, 2004/03/08"
  71. /*---------------------------------------------------------------------------
  72. Features
  73. ---------------------------------------------------------------------------*/
  74. /*
  75. * Set to disable parts of the driver
  76. */
  77. /*#define DC395x_NO_DISCONNECT*/
  78. /*#define DC395x_NO_TAGQ*/
  79. /*#define DC395x_NO_SYNC*/
  80. /*#define DC395x_NO_WIDE*/
  81. /*---------------------------------------------------------------------------
  82. Debugging
  83. ---------------------------------------------------------------------------*/
  84. /*
  85. * Types of debugging that can be enabled and disabled
  86. */
  87. #define DBG_KG 0x0001
  88. #define DBG_0 0x0002
  89. #define DBG_1 0x0004
  90. #define DBG_SG 0x0020
  91. #define DBG_FIFO 0x0040
  92. #define DBG_PIO 0x0080
  93. /*
  94. * Set set of things to output debugging for.
  95. * Undefine to remove all debugging
  96. */
  97. /*#define DEBUG_MASK (DBG_0|DBG_1|DBG_SG|DBG_FIFO|DBG_PIO)*/
  98. /*#define DEBUG_MASK DBG_0*/
  99. /*
  100. * Output a kernel mesage at the specified level and append the
  101. * driver name and a ": " to the start of the message
  102. */
  103. #define dprintkl(level, format, arg...) \
  104. printk(level DC395X_NAME ": " format , ## arg)
  105. #ifdef DEBUG_MASK
  106. /*
  107. * print a debug message - this is formated with KERN_DEBUG, then the
  108. * driver name followed by a ": " and then the message is output.
  109. * This also checks that the specified debug level is enabled before
  110. * outputing the message
  111. */
  112. #define dprintkdbg(type, format, arg...) \
  113. do { \
  114. if ((type) & (DEBUG_MASK)) \
  115. dprintkl(KERN_DEBUG , format , ## arg); \
  116. } while (0)
  117. /*
  118. * Check if the specified type of debugging is enabled
  119. */
  120. #define debug_enabled(type) ((DEBUG_MASK) & (type))
  121. #else
  122. /*
  123. * No debugging. Do nothing
  124. */
  125. #define dprintkdbg(type, format, arg...) \
  126. do {} while (0)
  127. #define debug_enabled(type) (0)
  128. #endif
  129. #ifndef PCI_VENDOR_ID_TEKRAM
  130. #define PCI_VENDOR_ID_TEKRAM 0x1DE1 /* Vendor ID */
  131. #endif
  132. #ifndef PCI_DEVICE_ID_TEKRAM_TRMS1040
  133. #define PCI_DEVICE_ID_TEKRAM_TRMS1040 0x0391 /* Device ID */
  134. #endif
  135. #define DC395x_LOCK_IO(dev,flags) spin_lock_irqsave(((struct Scsi_Host *)dev)->host_lock, flags)
  136. #define DC395x_UNLOCK_IO(dev,flags) spin_unlock_irqrestore(((struct Scsi_Host *)dev)->host_lock, flags)
  137. #define DC395x_read8(acb,address) (u8)(inb(acb->io_port_base + (address)))
  138. #define DC395x_read16(acb,address) (u16)(inw(acb->io_port_base + (address)))
  139. #define DC395x_read32(acb,address) (u32)(inl(acb->io_port_base + (address)))
  140. #define DC395x_write8(acb,address,value) outb((value), acb->io_port_base + (address))
  141. #define DC395x_write16(acb,address,value) outw((value), acb->io_port_base + (address))
  142. #define DC395x_write32(acb,address,value) outl((value), acb->io_port_base + (address))
  143. /* cmd->result */
  144. #define RES_TARGET 0x000000FF /* Target State */
  145. #define RES_TARGET_LNX STATUS_MASK /* Only official ... */
  146. #define RES_ENDMSG 0x0000FF00 /* End Message */
  147. #define RES_DID 0x00FF0000 /* DID_ codes */
  148. #define RES_DRV 0xFF000000 /* DRIVER_ codes */
  149. #define MK_RES(drv,did,msg,tgt) ((int)(drv)<<24 | (int)(did)<<16 | (int)(msg)<<8 | (int)(tgt))
  150. #define MK_RES_LNX(drv,did,msg,tgt) ((int)(drv)<<24 | (int)(did)<<16 | (int)(msg)<<8 | (int)(tgt)<<1)
  151. #define SET_RES_TARGET(who,tgt) { who &= ~RES_TARGET; who |= (int)(tgt); }
  152. #define SET_RES_TARGET_LNX(who,tgt) { who &= ~RES_TARGET_LNX; who |= (int)(tgt) << 1; }
  153. #define SET_RES_MSG(who,msg) { who &= ~RES_ENDMSG; who |= (int)(msg) << 8; }
  154. #define SET_RES_DID(who,did) { who &= ~RES_DID; who |= (int)(did) << 16; }
  155. #define SET_RES_DRV(who,drv) { who &= ~RES_DRV; who |= (int)(drv) << 24; }
  156. #define TAG_NONE 255
  157. /*
  158. * srb->segement_x is the hw sg list. It is always allocated as a
  159. * DC395x_MAX_SG_LISTENTRY entries in a linear block which does not
  160. * cross a page boundy.
  161. */
  162. #define SEGMENTX_LEN (sizeof(struct SGentry)*DC395x_MAX_SG_LISTENTRY)
  163. struct SGentry {
  164. u32 address; /* bus! address */
  165. u32 length;
  166. };
  167. /* The SEEPROM structure for TRM_S1040 */
  168. struct NVRamTarget {
  169. u8 cfg0; /* Target configuration byte 0 */
  170. u8 period; /* Target period */
  171. u8 cfg2; /* Target configuration byte 2 */
  172. u8 cfg3; /* Target configuration byte 3 */
  173. };
  174. struct NvRamType {
  175. u8 sub_vendor_id[2]; /* 0,1 Sub Vendor ID */
  176. u8 sub_sys_id[2]; /* 2,3 Sub System ID */
  177. u8 sub_class; /* 4 Sub Class */
  178. u8 vendor_id[2]; /* 5,6 Vendor ID */
  179. u8 device_id[2]; /* 7,8 Device ID */
  180. u8 reserved; /* 9 Reserved */
  181. struct NVRamTarget target[DC395x_MAX_SCSI_ID];
  182. /** 10,11,12,13
  183. ** 14,15,16,17
  184. ** ....
  185. ** ....
  186. ** 70,71,72,73
  187. */
  188. u8 scsi_id; /* 74 Host Adapter SCSI ID */
  189. u8 channel_cfg; /* 75 Channel configuration */
  190. u8 delay_time; /* 76 Power on delay time */
  191. u8 max_tag; /* 77 Maximum tags */
  192. u8 reserved0; /* 78 */
  193. u8 boot_target; /* 79 */
  194. u8 boot_lun; /* 80 */
  195. u8 reserved1; /* 81 */
  196. u16 reserved2[22]; /* 82,..125 */
  197. u16 cksum; /* 126,127 */
  198. };
  199. struct ScsiReqBlk {
  200. struct list_head list; /* next/prev ptrs for srb lists */
  201. struct DeviceCtlBlk *dcb;
  202. struct scsi_cmnd *cmd;
  203. struct SGentry *segment_x; /* Linear array of hw sg entries (up to 64 entries) */
  204. dma_addr_t sg_bus_addr; /* Bus address of sg list (ie, of segment_x) */
  205. u8 sg_count; /* No of HW sg entries for this request */
  206. u8 sg_index; /* Index of HW sg entry for this request */
  207. size_t total_xfer_length; /* Total number of bytes remaining to be transferred */
  208. size_t request_length; /* Total number of bytes in this request */
  209. /*
  210. * The sense buffer handling function, request_sense, uses
  211. * the first hw sg entry (segment_x[0]) and the transfer
  212. * length (total_xfer_length). While doing this it stores the
  213. * original values into the last sg hw list
  214. * (srb->segment_x[DC395x_MAX_SG_LISTENTRY - 1] and the
  215. * total_xfer_length in xferred. These values are restored in
  216. * pci_unmap_srb_sense. This is the only place xferred is used.
  217. */
  218. size_t xferred; /* Saved copy of total_xfer_length */
  219. u16 state;
  220. u8 msgin_buf[6];
  221. u8 msgout_buf[6];
  222. u8 adapter_status;
  223. u8 target_status;
  224. u8 msg_count;
  225. u8 end_message;
  226. u8 tag_number;
  227. u8 status;
  228. u8 retry_count;
  229. u8 flag;
  230. u8 scsi_phase;
  231. };
  232. struct DeviceCtlBlk {
  233. struct list_head list; /* next/prev ptrs for the dcb list */
  234. struct AdapterCtlBlk *acb;
  235. struct list_head srb_going_list; /* head of going srb list */
  236. struct list_head srb_waiting_list; /* head of waiting srb list */
  237. struct ScsiReqBlk *active_srb;
  238. u32 tag_mask;
  239. u16 max_command;
  240. u8 target_id; /* SCSI Target ID (SCSI Only) */
  241. u8 target_lun; /* SCSI Log. Unit (SCSI Only) */
  242. u8 identify_msg;
  243. u8 dev_mode;
  244. u8 inquiry7; /* To store Inquiry flags */
  245. u8 sync_mode; /* 0:async mode */
  246. u8 min_nego_period; /* for nego. */
  247. u8 sync_period; /* for reg. */
  248. u8 sync_offset; /* for reg. and nego.(low nibble) */
  249. u8 flag;
  250. u8 dev_type;
  251. u8 init_tcq_flag;
  252. };
  253. struct AdapterCtlBlk {
  254. struct Scsi_Host *scsi_host;
  255. unsigned long io_port_base;
  256. unsigned long io_port_len;
  257. struct list_head dcb_list; /* head of going dcb list */
  258. struct DeviceCtlBlk *dcb_run_robin;
  259. struct DeviceCtlBlk *active_dcb;
  260. struct list_head srb_free_list; /* head of free srb list */
  261. struct ScsiReqBlk *tmp_srb;
  262. struct timer_list waiting_timer;
  263. struct timer_list selto_timer;
  264. unsigned long last_reset;
  265. u16 srb_count;
  266. u8 sel_timeout;
  267. unsigned int irq_level;
  268. u8 tag_max_num;
  269. u8 acb_flag;
  270. u8 gmode2;
  271. u8 config;
  272. u8 lun_chk;
  273. u8 scan_devices;
  274. u8 hostid_bit;
  275. u8 dcb_map[DC395x_MAX_SCSI_ID];
  276. struct DeviceCtlBlk *children[DC395x_MAX_SCSI_ID][32];
  277. struct pci_dev *dev;
  278. u8 msg_len;
  279. struct ScsiReqBlk srb_array[DC395x_MAX_SRB_CNT];
  280. struct ScsiReqBlk srb;
  281. struct NvRamType eeprom; /* eeprom settings for this adapter */
  282. };
  283. /*---------------------------------------------------------------------------
  284. Forward declarations
  285. ---------------------------------------------------------------------------*/
  286. static void data_out_phase0(struct AdapterCtlBlk *acb, struct ScsiReqBlk *srb,
  287. u16 *pscsi_status);
  288. static void data_in_phase0(struct AdapterCtlBlk *acb, struct ScsiReqBlk *srb,
  289. u16 *pscsi_status);
  290. static void command_phase0(struct AdapterCtlBlk *acb, struct ScsiReqBlk *srb,
  291. u16 *pscsi_status);
  292. static void status_phase0(struct AdapterCtlBlk *acb, struct ScsiReqBlk *srb,
  293. u16 *pscsi_status);
  294. static void msgout_phase0(struct AdapterCtlBlk *acb, struct ScsiReqBlk *srb,
  295. u16 *pscsi_status);
  296. static void msgin_phase0(struct AdapterCtlBlk *acb, struct ScsiReqBlk *srb,
  297. u16 *pscsi_status);
  298. static void data_out_phase1(struct AdapterCtlBlk *acb, struct ScsiReqBlk *srb,
  299. u16 *pscsi_status);
  300. static void data_in_phase1(struct AdapterCtlBlk *acb, struct ScsiReqBlk *srb,
  301. u16 *pscsi_status);
  302. static void command_phase1(struct AdapterCtlBlk *acb, struct ScsiReqBlk *srb,
  303. u16 *pscsi_status);
  304. static void status_phase1(struct AdapterCtlBlk *acb, struct ScsiReqBlk *srb,
  305. u16 *pscsi_status);
  306. static void msgout_phase1(struct AdapterCtlBlk *acb, struct ScsiReqBlk *srb,
  307. u16 *pscsi_status);
  308. static void msgin_phase1(struct AdapterCtlBlk *acb, struct ScsiReqBlk *srb,
  309. u16 *pscsi_status);
  310. static void nop0(struct AdapterCtlBlk *acb, struct ScsiReqBlk *srb,
  311. u16 *pscsi_status);
  312. static void nop1(struct AdapterCtlBlk *acb, struct ScsiReqBlk *srb,
  313. u16 *pscsi_status);
  314. static void set_basic_config(struct AdapterCtlBlk *acb);
  315. static void cleanup_after_transfer(struct AdapterCtlBlk *acb,
  316. struct ScsiReqBlk *srb);
  317. static void reset_scsi_bus(struct AdapterCtlBlk *acb);
  318. static void data_io_transfer(struct AdapterCtlBlk *acb,
  319. struct ScsiReqBlk *srb, u16 io_dir);
  320. static void disconnect(struct AdapterCtlBlk *acb);
  321. static void reselect(struct AdapterCtlBlk *acb);
  322. static u8 start_scsi(struct AdapterCtlBlk *acb, struct DeviceCtlBlk *dcb,
  323. struct ScsiReqBlk *srb);
  324. static inline void enable_msgout_abort(struct AdapterCtlBlk *acb,
  325. struct ScsiReqBlk *srb);
  326. static void build_srb(struct scsi_cmnd *cmd, struct DeviceCtlBlk *dcb,
  327. struct ScsiReqBlk *srb);
  328. static void doing_srb_done(struct AdapterCtlBlk *acb, u8 did_code,
  329. struct scsi_cmnd *cmd, u8 force);
  330. static void scsi_reset_detect(struct AdapterCtlBlk *acb);
  331. static void pci_unmap_srb(struct AdapterCtlBlk *acb, struct ScsiReqBlk *srb);
  332. static void pci_unmap_srb_sense(struct AdapterCtlBlk *acb,
  333. struct ScsiReqBlk *srb);
  334. static void srb_done(struct AdapterCtlBlk *acb, struct DeviceCtlBlk *dcb,
  335. struct ScsiReqBlk *srb);
  336. static void request_sense(struct AdapterCtlBlk *acb, struct DeviceCtlBlk *dcb,
  337. struct ScsiReqBlk *srb);
  338. static void set_xfer_rate(struct AdapterCtlBlk *acb,
  339. struct DeviceCtlBlk *dcb);
  340. static void waiting_timeout(unsigned long ptr);
  341. /*---------------------------------------------------------------------------
  342. Static Data
  343. ---------------------------------------------------------------------------*/
  344. static u16 current_sync_offset = 0;
  345. static void *dc395x_scsi_phase0[] = {
  346. data_out_phase0,/* phase:0 */
  347. data_in_phase0, /* phase:1 */
  348. command_phase0, /* phase:2 */
  349. status_phase0, /* phase:3 */
  350. nop0, /* phase:4 PH_BUS_FREE .. initial phase */
  351. nop0, /* phase:5 PH_BUS_FREE .. initial phase */
  352. msgout_phase0, /* phase:6 */
  353. msgin_phase0, /* phase:7 */
  354. };
  355. static void *dc395x_scsi_phase1[] = {
  356. data_out_phase1,/* phase:0 */
  357. data_in_phase1, /* phase:1 */
  358. command_phase1, /* phase:2 */
  359. status_phase1, /* phase:3 */
  360. nop1, /* phase:4 PH_BUS_FREE .. initial phase */
  361. nop1, /* phase:5 PH_BUS_FREE .. initial phase */
  362. msgout_phase1, /* phase:6 */
  363. msgin_phase1, /* phase:7 */
  364. };
  365. /*
  366. *Fast20: 000 50ns, 20.0 MHz
  367. * 001 75ns, 13.3 MHz
  368. * 010 100ns, 10.0 MHz
  369. * 011 125ns, 8.0 MHz
  370. * 100 150ns, 6.6 MHz
  371. * 101 175ns, 5.7 MHz
  372. * 110 200ns, 5.0 MHz
  373. * 111 250ns, 4.0 MHz
  374. *
  375. *Fast40(LVDS): 000 25ns, 40.0 MHz
  376. * 001 50ns, 20.0 MHz
  377. * 010 75ns, 13.3 MHz
  378. * 011 100ns, 10.0 MHz
  379. * 100 125ns, 8.0 MHz
  380. * 101 150ns, 6.6 MHz
  381. * 110 175ns, 5.7 MHz
  382. * 111 200ns, 5.0 MHz
  383. */
  384. /*static u8 clock_period[] = {12,19,25,31,37,44,50,62};*/
  385. /* real period:48ns,76ns,100ns,124ns,148ns,176ns,200ns,248ns */
  386. static u8 clock_period[] = { 12, 18, 25, 31, 37, 43, 50, 62 };
  387. static u16 clock_speed[] = { 200, 133, 100, 80, 67, 58, 50, 40 };
  388. /*---------------------------------------------------------------------------
  389. Configuration
  390. ---------------------------------------------------------------------------*/
  391. /*
  392. * Module/boot parameters currently effect *all* instances of the
  393. * card in the system.
  394. */
  395. /*
  396. * Command line parameters are stored in a structure below.
  397. * These are the index's into the structure for the various
  398. * command line options.
  399. */
  400. #define CFG_ADAPTER_ID 0
  401. #define CFG_MAX_SPEED 1
  402. #define CFG_DEV_MODE 2
  403. #define CFG_ADAPTER_MODE 3
  404. #define CFG_TAGS 4
  405. #define CFG_RESET_DELAY 5
  406. #define CFG_NUM 6 /* number of configuration items */
  407. /*
  408. * Value used to indicate that a command line override
  409. * hasn't been used to modify the value.
  410. */
  411. #define CFG_PARAM_UNSET -1
  412. /*
  413. * Hold command line parameters.
  414. */
  415. struct ParameterData {
  416. int value; /* value of this setting */
  417. int min; /* minimum value */
  418. int max; /* maximum value */
  419. int def; /* default value */
  420. int safe; /* safe value */
  421. };
  422. static struct ParameterData cfg_data[] = {
  423. { /* adapter id */
  424. CFG_PARAM_UNSET,
  425. 0,
  426. 15,
  427. 7,
  428. 7
  429. },
  430. { /* max speed */
  431. CFG_PARAM_UNSET,
  432. 0,
  433. 7,
  434. 1, /* 13.3Mhz */
  435. 4, /* 6.7Hmz */
  436. },
  437. { /* dev mode */
  438. CFG_PARAM_UNSET,
  439. 0,
  440. 0x3f,
  441. NTC_DO_PARITY_CHK | NTC_DO_DISCONNECT | NTC_DO_SYNC_NEGO |
  442. NTC_DO_WIDE_NEGO | NTC_DO_TAG_QUEUEING |
  443. NTC_DO_SEND_START,
  444. NTC_DO_PARITY_CHK | NTC_DO_SEND_START
  445. },
  446. { /* adapter mode */
  447. CFG_PARAM_UNSET,
  448. 0,
  449. 0x2f,
  450. NAC_SCANLUN |
  451. NAC_GT2DRIVES | NAC_GREATER_1G | NAC_POWERON_SCSI_RESET
  452. /*| NAC_ACTIVE_NEG*/,
  453. NAC_GT2DRIVES | NAC_GREATER_1G | NAC_POWERON_SCSI_RESET | 0x08
  454. },
  455. { /* tags */
  456. CFG_PARAM_UNSET,
  457. 0,
  458. 5,
  459. 3, /* 16 tags (??) */
  460. 2,
  461. },
  462. { /* reset delay */
  463. CFG_PARAM_UNSET,
  464. 0,
  465. 180,
  466. 1, /* 1 second */
  467. 10, /* 10 seconds */
  468. }
  469. };
  470. /*
  471. * Safe settings. If set to zero the BIOS/default values with
  472. * command line overrides will be used. If set to 1 then safe and
  473. * slow settings will be used.
  474. */
  475. static bool use_safe_settings = 0;
  476. module_param_named(safe, use_safe_settings, bool, 0);
  477. MODULE_PARM_DESC(safe, "Use safe and slow settings only. Default: false");
  478. module_param_named(adapter_id, cfg_data[CFG_ADAPTER_ID].value, int, 0);
  479. MODULE_PARM_DESC(adapter_id, "Adapter SCSI ID. Default 7 (0-15)");
  480. module_param_named(max_speed, cfg_data[CFG_MAX_SPEED].value, int, 0);
  481. MODULE_PARM_DESC(max_speed, "Maximum bus speed. Default 1 (0-7) Speeds: 0=20, 1=13.3, 2=10, 3=8, 4=6.7, 5=5.8, 6=5, 7=4 Mhz");
  482. module_param_named(dev_mode, cfg_data[CFG_DEV_MODE].value, int, 0);
  483. MODULE_PARM_DESC(dev_mode, "Device mode.");
  484. module_param_named(adapter_mode, cfg_data[CFG_ADAPTER_MODE].value, int, 0);
  485. MODULE_PARM_DESC(adapter_mode, "Adapter mode.");
  486. module_param_named(tags, cfg_data[CFG_TAGS].value, int, 0);
  487. MODULE_PARM_DESC(tags, "Number of tags (1<<x). Default 3 (0-5)");
  488. module_param_named(reset_delay, cfg_data[CFG_RESET_DELAY].value, int, 0);
  489. MODULE_PARM_DESC(reset_delay, "Reset delay in seconds. Default 1 (0-180)");
  490. /**
  491. * set_safe_settings - if the use_safe_settings option is set then
  492. * set all values to the safe and slow values.
  493. **/
  494. static void set_safe_settings(void)
  495. {
  496. if (use_safe_settings)
  497. {
  498. int i;
  499. dprintkl(KERN_INFO, "Using safe settings.\n");
  500. for (i = 0; i < CFG_NUM; i++)
  501. {
  502. cfg_data[i].value = cfg_data[i].safe;
  503. }
  504. }
  505. }
  506. /**
  507. * fix_settings - reset any boot parameters which are out of range
  508. * back to the default values.
  509. **/
  510. static void fix_settings(void)
  511. {
  512. int i;
  513. dprintkdbg(DBG_1,
  514. "setup: AdapterId=%08x MaxSpeed=%08x DevMode=%08x "
  515. "AdapterMode=%08x Tags=%08x ResetDelay=%08x\n",
  516. cfg_data[CFG_ADAPTER_ID].value,
  517. cfg_data[CFG_MAX_SPEED].value,
  518. cfg_data[CFG_DEV_MODE].value,
  519. cfg_data[CFG_ADAPTER_MODE].value,
  520. cfg_data[CFG_TAGS].value,
  521. cfg_data[CFG_RESET_DELAY].value);
  522. for (i = 0; i < CFG_NUM; i++)
  523. {
  524. if (cfg_data[i].value < cfg_data[i].min
  525. || cfg_data[i].value > cfg_data[i].max)
  526. cfg_data[i].value = cfg_data[i].def;
  527. }
  528. }
  529. /*
  530. * Mapping from the eeprom delay index value (index into this array)
  531. * to the number of actual seconds that the delay should be for.
  532. */
  533. static char eeprom_index_to_delay_map[] =
  534. { 1, 3, 5, 10, 16, 30, 60, 120 };
  535. /**
  536. * eeprom_index_to_delay - Take the eeprom delay setting and convert it
  537. * into a number of seconds.
  538. *
  539. * @eeprom: The eeprom structure in which we find the delay index to map.
  540. **/
  541. static void eeprom_index_to_delay(struct NvRamType *eeprom)
  542. {
  543. eeprom->delay_time = eeprom_index_to_delay_map[eeprom->delay_time];
  544. }
  545. /**
  546. * delay_to_eeprom_index - Take a delay in seconds and return the
  547. * closest eeprom index which will delay for at least that amount of
  548. * seconds.
  549. *
  550. * @delay: The delay, in seconds, to find the eeprom index for.
  551. **/
  552. static int delay_to_eeprom_index(int delay)
  553. {
  554. u8 idx = 0;
  555. while (idx < 7 && eeprom_index_to_delay_map[idx] < delay)
  556. idx++;
  557. return idx;
  558. }
  559. /**
  560. * eeprom_override - Override the eeprom settings, in the provided
  561. * eeprom structure, with values that have been set on the command
  562. * line.
  563. *
  564. * @eeprom: The eeprom data to override with command line options.
  565. **/
  566. static void eeprom_override(struct NvRamType *eeprom)
  567. {
  568. u8 id;
  569. /* Adapter Settings */
  570. if (cfg_data[CFG_ADAPTER_ID].value != CFG_PARAM_UNSET)
  571. eeprom->scsi_id = (u8)cfg_data[CFG_ADAPTER_ID].value;
  572. if (cfg_data[CFG_ADAPTER_MODE].value != CFG_PARAM_UNSET)
  573. eeprom->channel_cfg = (u8)cfg_data[CFG_ADAPTER_MODE].value;
  574. if (cfg_data[CFG_RESET_DELAY].value != CFG_PARAM_UNSET)
  575. eeprom->delay_time = delay_to_eeprom_index(
  576. cfg_data[CFG_RESET_DELAY].value);
  577. if (cfg_data[CFG_TAGS].value != CFG_PARAM_UNSET)
  578. eeprom->max_tag = (u8)cfg_data[CFG_TAGS].value;
  579. /* Device Settings */
  580. for (id = 0; id < DC395x_MAX_SCSI_ID; id++) {
  581. if (cfg_data[CFG_DEV_MODE].value != CFG_PARAM_UNSET)
  582. eeprom->target[id].cfg0 =
  583. (u8)cfg_data[CFG_DEV_MODE].value;
  584. if (cfg_data[CFG_MAX_SPEED].value != CFG_PARAM_UNSET)
  585. eeprom->target[id].period =
  586. (u8)cfg_data[CFG_MAX_SPEED].value;
  587. }
  588. }
  589. /*---------------------------------------------------------------------------
  590. ---------------------------------------------------------------------------*/
  591. static unsigned int list_size(struct list_head *head)
  592. {
  593. unsigned int count = 0;
  594. struct list_head *pos;
  595. list_for_each(pos, head)
  596. count++;
  597. return count;
  598. }
  599. static struct DeviceCtlBlk *dcb_get_next(struct list_head *head,
  600. struct DeviceCtlBlk *pos)
  601. {
  602. int use_next = 0;
  603. struct DeviceCtlBlk* next = NULL;
  604. struct DeviceCtlBlk* i;
  605. if (list_empty(head))
  606. return NULL;
  607. /* find supplied dcb and then select the next one */
  608. list_for_each_entry(i, head, list)
  609. if (use_next) {
  610. next = i;
  611. break;
  612. } else if (i == pos) {
  613. use_next = 1;
  614. }
  615. /* if no next one take the head one (ie, wraparound) */
  616. if (!next)
  617. list_for_each_entry(i, head, list) {
  618. next = i;
  619. break;
  620. }
  621. return next;
  622. }
  623. static void free_tag(struct DeviceCtlBlk *dcb, struct ScsiReqBlk *srb)
  624. {
  625. if (srb->tag_number < 255) {
  626. dcb->tag_mask &= ~(1 << srb->tag_number); /* free tag mask */
  627. srb->tag_number = 255;
  628. }
  629. }
  630. /* Find cmd in SRB list */
  631. static inline struct ScsiReqBlk *find_cmd(struct scsi_cmnd *cmd,
  632. struct list_head *head)
  633. {
  634. struct ScsiReqBlk *i;
  635. list_for_each_entry(i, head, list)
  636. if (i->cmd == cmd)
  637. return i;
  638. return NULL;
  639. }
  640. static struct ScsiReqBlk *srb_get_free(struct AdapterCtlBlk *acb)
  641. {
  642. struct list_head *head = &acb->srb_free_list;
  643. struct ScsiReqBlk *srb = NULL;
  644. if (!list_empty(head)) {
  645. srb = list_entry(head->next, struct ScsiReqBlk, list);
  646. list_del(head->next);
  647. dprintkdbg(DBG_0, "srb_get_free: srb=%p\n", srb);
  648. }
  649. return srb;
  650. }
  651. static void srb_free_insert(struct AdapterCtlBlk *acb, struct ScsiReqBlk *srb)
  652. {
  653. dprintkdbg(DBG_0, "srb_free_insert: srb=%p\n", srb);
  654. list_add_tail(&srb->list, &acb->srb_free_list);
  655. }
  656. static void srb_waiting_insert(struct DeviceCtlBlk *dcb,
  657. struct ScsiReqBlk *srb)
  658. {
  659. dprintkdbg(DBG_0, "srb_waiting_insert: (0x%p) <%02i-%i> srb=%p\n",
  660. srb->cmd, dcb->target_id, dcb->target_lun, srb);
  661. list_add(&srb->list, &dcb->srb_waiting_list);
  662. }
  663. static void srb_waiting_append(struct DeviceCtlBlk *dcb,
  664. struct ScsiReqBlk *srb)
  665. {
  666. dprintkdbg(DBG_0, "srb_waiting_append: (0x%p) <%02i-%i> srb=%p\n",
  667. srb->cmd, dcb->target_id, dcb->target_lun, srb);
  668. list_add_tail(&srb->list, &dcb->srb_waiting_list);
  669. }
  670. static void srb_going_append(struct DeviceCtlBlk *dcb, struct ScsiReqBlk *srb)
  671. {
  672. dprintkdbg(DBG_0, "srb_going_append: (0x%p) <%02i-%i> srb=%p\n",
  673. srb->cmd, dcb->target_id, dcb->target_lun, srb);
  674. list_add_tail(&srb->list, &dcb->srb_going_list);
  675. }
  676. static void srb_going_remove(struct DeviceCtlBlk *dcb, struct ScsiReqBlk *srb)
  677. {
  678. struct ScsiReqBlk *i;
  679. struct ScsiReqBlk *tmp;
  680. dprintkdbg(DBG_0, "srb_going_remove: (0x%p) <%02i-%i> srb=%p\n",
  681. srb->cmd, dcb->target_id, dcb->target_lun, srb);
  682. list_for_each_entry_safe(i, tmp, &dcb->srb_going_list, list)
  683. if (i == srb) {
  684. list_del(&srb->list);
  685. break;
  686. }
  687. }
  688. static void srb_waiting_remove(struct DeviceCtlBlk *dcb,
  689. struct ScsiReqBlk *srb)
  690. {
  691. struct ScsiReqBlk *i;
  692. struct ScsiReqBlk *tmp;
  693. dprintkdbg(DBG_0, "srb_waiting_remove: (0x%p) <%02i-%i> srb=%p\n",
  694. srb->cmd, dcb->target_id, dcb->target_lun, srb);
  695. list_for_each_entry_safe(i, tmp, &dcb->srb_waiting_list, list)
  696. if (i == srb) {
  697. list_del(&srb->list);
  698. break;
  699. }
  700. }
  701. static void srb_going_to_waiting_move(struct DeviceCtlBlk *dcb,
  702. struct ScsiReqBlk *srb)
  703. {
  704. dprintkdbg(DBG_0,
  705. "srb_going_to_waiting_move: (0x%p) <%02i-%i> srb=%p\n",
  706. srb->cmd, dcb->target_id, dcb->target_lun, srb);
  707. list_move(&srb->list, &dcb->srb_waiting_list);
  708. }
  709. static void srb_waiting_to_going_move(struct DeviceCtlBlk *dcb,
  710. struct ScsiReqBlk *srb)
  711. {
  712. dprintkdbg(DBG_0,
  713. "srb_waiting_to_going_move: (0x%p) <%02i-%i> srb=%p\n",
  714. srb->cmd, dcb->target_id, dcb->target_lun, srb);
  715. list_move(&srb->list, &dcb->srb_going_list);
  716. }
  717. /* Sets the timer to wake us up */
  718. static void waiting_set_timer(struct AdapterCtlBlk *acb, unsigned long to)
  719. {
  720. if (timer_pending(&acb->waiting_timer))
  721. return;
  722. init_timer(&acb->waiting_timer);
  723. acb->waiting_timer.function = waiting_timeout;
  724. acb->waiting_timer.data = (unsigned long) acb;
  725. if (time_before(jiffies + to, acb->last_reset - HZ / 2))
  726. acb->waiting_timer.expires =
  727. acb->last_reset - HZ / 2 + 1;
  728. else
  729. acb->waiting_timer.expires = jiffies + to + 1;
  730. add_timer(&acb->waiting_timer);
  731. }
  732. /* Send the next command from the waiting list to the bus */
  733. static void waiting_process_next(struct AdapterCtlBlk *acb)
  734. {
  735. struct DeviceCtlBlk *start = NULL;
  736. struct DeviceCtlBlk *pos;
  737. struct DeviceCtlBlk *dcb;
  738. struct ScsiReqBlk *srb;
  739. struct list_head *dcb_list_head = &acb->dcb_list;
  740. if (acb->active_dcb
  741. || (acb->acb_flag & (RESET_DETECT + RESET_DONE + RESET_DEV)))
  742. return;
  743. if (timer_pending(&acb->waiting_timer))
  744. del_timer(&acb->waiting_timer);
  745. if (list_empty(dcb_list_head))
  746. return;
  747. /*
  748. * Find the starting dcb. Need to find it again in the list
  749. * since the list may have changed since we set the ptr to it
  750. */
  751. list_for_each_entry(dcb, dcb_list_head, list)
  752. if (dcb == acb->dcb_run_robin) {
  753. start = dcb;
  754. break;
  755. }
  756. if (!start) {
  757. /* This can happen! */
  758. start = list_entry(dcb_list_head->next, typeof(*start), list);
  759. acb->dcb_run_robin = start;
  760. }
  761. /*
  762. * Loop over the dcb, but we start somewhere (potentially) in
  763. * the middle of the loop so we need to manully do this.
  764. */
  765. pos = start;
  766. do {
  767. struct list_head *waiting_list_head = &pos->srb_waiting_list;
  768. /* Make sure, the next another device gets scheduled ... */
  769. acb->dcb_run_robin = dcb_get_next(dcb_list_head,
  770. acb->dcb_run_robin);
  771. if (list_empty(waiting_list_head) ||
  772. pos->max_command <= list_size(&pos->srb_going_list)) {
  773. /* move to next dcb */
  774. pos = dcb_get_next(dcb_list_head, pos);
  775. } else {
  776. srb = list_entry(waiting_list_head->next,
  777. struct ScsiReqBlk, list);
  778. /* Try to send to the bus */
  779. if (!start_scsi(acb, pos, srb))
  780. srb_waiting_to_going_move(pos, srb);
  781. else
  782. waiting_set_timer(acb, HZ/50);
  783. break;
  784. }
  785. } while (pos != start);
  786. }
  787. /* Wake up waiting queue */
  788. static void waiting_timeout(unsigned long ptr)
  789. {
  790. unsigned long flags;
  791. struct AdapterCtlBlk *acb = (struct AdapterCtlBlk *)ptr;
  792. dprintkdbg(DBG_1,
  793. "waiting_timeout: Queue woken up by timer. acb=%p\n", acb);
  794. DC395x_LOCK_IO(acb->scsi_host, flags);
  795. waiting_process_next(acb);
  796. DC395x_UNLOCK_IO(acb->scsi_host, flags);
  797. }
  798. /* Get the DCB for a given ID/LUN combination */
  799. static struct DeviceCtlBlk *find_dcb(struct AdapterCtlBlk *acb, u8 id, u8 lun)
  800. {
  801. return acb->children[id][lun];
  802. }
  803. /* Send SCSI Request Block (srb) to adapter (acb) */
  804. static void send_srb(struct AdapterCtlBlk *acb, struct ScsiReqBlk *srb)
  805. {
  806. struct DeviceCtlBlk *dcb = srb->dcb;
  807. if (dcb->max_command <= list_size(&dcb->srb_going_list) ||
  808. acb->active_dcb ||
  809. (acb->acb_flag & (RESET_DETECT + RESET_DONE + RESET_DEV))) {
  810. srb_waiting_append(dcb, srb);
  811. waiting_process_next(acb);
  812. return;
  813. }
  814. if (!start_scsi(acb, dcb, srb))
  815. srb_going_append(dcb, srb);
  816. else {
  817. srb_waiting_insert(dcb, srb);
  818. waiting_set_timer(acb, HZ / 50);
  819. }
  820. }
  821. /* Prepare SRB for being sent to Device DCB w/ command *cmd */
  822. static void build_srb(struct scsi_cmnd *cmd, struct DeviceCtlBlk *dcb,
  823. struct ScsiReqBlk *srb)
  824. {
  825. int nseg;
  826. enum dma_data_direction dir = cmd->sc_data_direction;
  827. dprintkdbg(DBG_0, "build_srb: (0x%p) <%02i-%i>\n",
  828. cmd, dcb->target_id, dcb->target_lun);
  829. srb->dcb = dcb;
  830. srb->cmd = cmd;
  831. srb->sg_count = 0;
  832. srb->total_xfer_length = 0;
  833. srb->sg_bus_addr = 0;
  834. srb->sg_index = 0;
  835. srb->adapter_status = 0;
  836. srb->target_status = 0;
  837. srb->msg_count = 0;
  838. srb->status = 0;
  839. srb->flag = 0;
  840. srb->state = 0;
  841. srb->retry_count = 0;
  842. srb->tag_number = TAG_NONE;
  843. srb->scsi_phase = PH_BUS_FREE; /* initial phase */
  844. srb->end_message = 0;
  845. nseg = scsi_dma_map(cmd);
  846. BUG_ON(nseg < 0);
  847. if (dir == PCI_DMA_NONE || !nseg) {
  848. dprintkdbg(DBG_0,
  849. "build_srb: [0] len=%d buf=%p use_sg=%d !MAP=%08x\n",
  850. cmd->bufflen, scsi_sglist(cmd), scsi_sg_count(cmd),
  851. srb->segment_x[0].address);
  852. } else {
  853. int i;
  854. u32 reqlen = scsi_bufflen(cmd);
  855. struct scatterlist *sg;
  856. struct SGentry *sgp = srb->segment_x;
  857. srb->sg_count = nseg;
  858. dprintkdbg(DBG_0,
  859. "build_srb: [n] len=%d buf=%p use_sg=%d segs=%d\n",
  860. reqlen, scsi_sglist(cmd), scsi_sg_count(cmd),
  861. srb->sg_count);
  862. scsi_for_each_sg(cmd, sg, srb->sg_count, i) {
  863. u32 busaddr = (u32)sg_dma_address(sg);
  864. u32 seglen = (u32)sg->length;
  865. sgp[i].address = busaddr;
  866. sgp[i].length = seglen;
  867. srb->total_xfer_length += seglen;
  868. }
  869. sgp += srb->sg_count - 1;
  870. /*
  871. * adjust last page if too big as it is allocated
  872. * on even page boundaries
  873. */
  874. if (srb->total_xfer_length > reqlen) {
  875. sgp->length -= (srb->total_xfer_length - reqlen);
  876. srb->total_xfer_length = reqlen;
  877. }
  878. /* Fixup for WIDE padding - make sure length is even */
  879. if (dcb->sync_period & WIDE_SYNC &&
  880. srb->total_xfer_length % 2) {
  881. srb->total_xfer_length++;
  882. sgp->length++;
  883. }
  884. srb->sg_bus_addr = pci_map_single(dcb->acb->dev,
  885. srb->segment_x,
  886. SEGMENTX_LEN,
  887. PCI_DMA_TODEVICE);
  888. dprintkdbg(DBG_SG, "build_srb: [n] map sg %p->%08x(%05x)\n",
  889. srb->segment_x, srb->sg_bus_addr, SEGMENTX_LEN);
  890. }
  891. srb->request_length = srb->total_xfer_length;
  892. }
  893. /**
  894. * dc395x_queue_command - queue scsi command passed from the mid
  895. * layer, invoke 'done' on completion
  896. *
  897. * @cmd: pointer to scsi command object
  898. * @done: function pointer to be invoked on completion
  899. *
  900. * Returns 1 if the adapter (host) is busy, else returns 0. One
  901. * reason for an adapter to be busy is that the number
  902. * of outstanding queued commands is already equal to
  903. * struct Scsi_Host::can_queue .
  904. *
  905. * Required: if struct Scsi_Host::can_queue is ever non-zero
  906. * then this function is required.
  907. *
  908. * Locks: struct Scsi_Host::host_lock held on entry (with "irqsave")
  909. * and is expected to be held on return.
  910. *
  911. **/
  912. static int dc395x_queue_command_lck(struct scsi_cmnd *cmd, void (*done)(struct scsi_cmnd *))
  913. {
  914. struct DeviceCtlBlk *dcb;
  915. struct ScsiReqBlk *srb;
  916. struct AdapterCtlBlk *acb =
  917. (struct AdapterCtlBlk *)cmd->device->host->hostdata;
  918. dprintkdbg(DBG_0, "queue_command: (0x%p) <%02i-%i> cmnd=0x%02x\n",
  919. cmd, cmd->device->id, (u8)cmd->device->lun, cmd->cmnd[0]);
  920. /* Assume BAD_TARGET; will be cleared later */
  921. cmd->result = DID_BAD_TARGET << 16;
  922. /* ignore invalid targets */
  923. if (cmd->device->id >= acb->scsi_host->max_id ||
  924. cmd->device->lun >= acb->scsi_host->max_lun ||
  925. cmd->device->lun >31) {
  926. goto complete;
  927. }
  928. /* does the specified lun on the specified device exist */
  929. if (!(acb->dcb_map[cmd->device->id] & (1 << cmd->device->lun))) {
  930. dprintkl(KERN_INFO, "queue_command: Ignore target <%02i-%i>\n",
  931. cmd->device->id, (u8)cmd->device->lun);
  932. goto complete;
  933. }
  934. /* do we have a DCB for the device */
  935. dcb = find_dcb(acb, cmd->device->id, cmd->device->lun);
  936. if (!dcb) {
  937. /* should never happen */
  938. dprintkl(KERN_ERR, "queue_command: No such device <%02i-%i>",
  939. cmd->device->id, (u8)cmd->device->lun);
  940. goto complete;
  941. }
  942. /* set callback and clear result in the command */
  943. cmd->scsi_done = done;
  944. cmd->result = 0;
  945. srb = srb_get_free(acb);
  946. if (!srb)
  947. {
  948. /*
  949. * Return 1 since we are unable to queue this command at this
  950. * point in time.
  951. */
  952. dprintkdbg(DBG_0, "queue_command: No free srb's\n");
  953. return 1;
  954. }
  955. build_srb(cmd, dcb, srb);
  956. if (!list_empty(&dcb->srb_waiting_list)) {
  957. /* append to waiting queue */
  958. srb_waiting_append(dcb, srb);
  959. waiting_process_next(acb);
  960. } else {
  961. /* process immediately */
  962. send_srb(acb, srb);
  963. }
  964. dprintkdbg(DBG_1, "queue_command: (0x%p) done\n", cmd);
  965. return 0;
  966. complete:
  967. /*
  968. * Complete the command immediatey, and then return 0 to
  969. * indicate that we have handled the command. This is usually
  970. * done when the commad is for things like non existent
  971. * devices.
  972. */
  973. done(cmd);
  974. return 0;
  975. }
  976. static DEF_SCSI_QCMD(dc395x_queue_command)
  977. /*
  978. * Return the disk geometry for the given SCSI device.
  979. */
  980. static int dc395x_bios_param(struct scsi_device *sdev,
  981. struct block_device *bdev, sector_t capacity, int *info)
  982. {
  983. #ifdef CONFIG_SCSI_DC395x_TRMS1040_TRADMAP
  984. int heads, sectors, cylinders;
  985. struct AdapterCtlBlk *acb;
  986. int size = capacity;
  987. dprintkdbg(DBG_0, "dc395x_bios_param..............\n");
  988. acb = (struct AdapterCtlBlk *)sdev->host->hostdata;
  989. heads = 64;
  990. sectors = 32;
  991. cylinders = size / (heads * sectors);
  992. if ((acb->gmode2 & NAC_GREATER_1G) && (cylinders > 1024)) {
  993. heads = 255;
  994. sectors = 63;
  995. cylinders = size / (heads * sectors);
  996. }
  997. geom[0] = heads;
  998. geom[1] = sectors;
  999. geom[2] = cylinders;
  1000. return 0;
  1001. #else
  1002. return scsicam_bios_param(bdev, capacity, info);
  1003. #endif
  1004. }
  1005. static void dump_register_info(struct AdapterCtlBlk *acb,
  1006. struct DeviceCtlBlk *dcb, struct ScsiReqBlk *srb)
  1007. {
  1008. u16 pstat;
  1009. struct pci_dev *dev = acb->dev;
  1010. pci_read_config_word(dev, PCI_STATUS, &pstat);
  1011. if (!dcb)
  1012. dcb = acb->active_dcb;
  1013. if (!srb && dcb)
  1014. srb = dcb->active_srb;
  1015. if (srb) {
  1016. if (!srb->cmd)
  1017. dprintkl(KERN_INFO, "dump: srb=%p cmd=%p OOOPS!\n",
  1018. srb, srb->cmd);
  1019. else
  1020. dprintkl(KERN_INFO, "dump: srb=%p cmd=%p "
  1021. "cmnd=0x%02x <%02i-%i>\n",
  1022. srb, srb->cmd,
  1023. srb->cmd->cmnd[0], srb->cmd->device->id,
  1024. (u8)srb->cmd->device->lun);
  1025. printk(" sglist=%p cnt=%i idx=%i len=%zu\n",
  1026. srb->segment_x, srb->sg_count, srb->sg_index,
  1027. srb->total_xfer_length);
  1028. printk(" state=0x%04x status=0x%02x phase=0x%02x (%sconn.)\n",
  1029. srb->state, srb->status, srb->scsi_phase,
  1030. (acb->active_dcb) ? "" : "not");
  1031. }
  1032. dprintkl(KERN_INFO, "dump: SCSI{status=0x%04x fifocnt=0x%02x "
  1033. "signals=0x%02x irqstat=0x%02x sync=0x%02x target=0x%02x "
  1034. "rselid=0x%02x ctr=0x%08x irqen=0x%02x config=0x%04x "
  1035. "config2=0x%02x cmd=0x%02x selto=0x%02x}\n",
  1036. DC395x_read16(acb, TRM_S1040_SCSI_STATUS),
  1037. DC395x_read8(acb, TRM_S1040_SCSI_FIFOCNT),
  1038. DC395x_read8(acb, TRM_S1040_SCSI_SIGNAL),
  1039. DC395x_read8(acb, TRM_S1040_SCSI_INTSTATUS),
  1040. DC395x_read8(acb, TRM_S1040_SCSI_SYNC),
  1041. DC395x_read8(acb, TRM_S1040_SCSI_TARGETID),
  1042. DC395x_read8(acb, TRM_S1040_SCSI_IDMSG),
  1043. DC395x_read32(acb, TRM_S1040_SCSI_COUNTER),
  1044. DC395x_read8(acb, TRM_S1040_SCSI_INTEN),
  1045. DC395x_read16(acb, TRM_S1040_SCSI_CONFIG0),
  1046. DC395x_read8(acb, TRM_S1040_SCSI_CONFIG2),
  1047. DC395x_read8(acb, TRM_S1040_SCSI_COMMAND),
  1048. DC395x_read8(acb, TRM_S1040_SCSI_TIMEOUT));
  1049. dprintkl(KERN_INFO, "dump: DMA{cmd=0x%04x fifocnt=0x%02x fstat=0x%02x "
  1050. "irqstat=0x%02x irqen=0x%02x cfg=0x%04x tctr=0x%08x "
  1051. "ctctr=0x%08x addr=0x%08x:0x%08x}\n",
  1052. DC395x_read16(acb, TRM_S1040_DMA_COMMAND),
  1053. DC395x_read8(acb, TRM_S1040_DMA_FIFOCNT),
  1054. DC395x_read8(acb, TRM_S1040_DMA_FIFOSTAT),
  1055. DC395x_read8(acb, TRM_S1040_DMA_STATUS),
  1056. DC395x_read8(acb, TRM_S1040_DMA_INTEN),
  1057. DC395x_read16(acb, TRM_S1040_DMA_CONFIG),
  1058. DC395x_read32(acb, TRM_S1040_DMA_XCNT),
  1059. DC395x_read32(acb, TRM_S1040_DMA_CXCNT),
  1060. DC395x_read32(acb, TRM_S1040_DMA_XHIGHADDR),
  1061. DC395x_read32(acb, TRM_S1040_DMA_XLOWADDR));
  1062. dprintkl(KERN_INFO, "dump: gen{gctrl=0x%02x gstat=0x%02x gtmr=0x%02x} "
  1063. "pci{status=0x%04x}\n",
  1064. DC395x_read8(acb, TRM_S1040_GEN_CONTROL),
  1065. DC395x_read8(acb, TRM_S1040_GEN_STATUS),
  1066. DC395x_read8(acb, TRM_S1040_GEN_TIMER),
  1067. pstat);
  1068. }
  1069. static inline void clear_fifo(struct AdapterCtlBlk *acb, char *txt)
  1070. {
  1071. #if debug_enabled(DBG_FIFO)
  1072. u8 lines = DC395x_read8(acb, TRM_S1040_SCSI_SIGNAL);
  1073. u8 fifocnt = DC395x_read8(acb, TRM_S1040_SCSI_FIFOCNT);
  1074. if (!(fifocnt & 0x40))
  1075. dprintkdbg(DBG_FIFO,
  1076. "clear_fifo: (%i bytes) on phase %02x in %s\n",
  1077. fifocnt & 0x3f, lines, txt);
  1078. #endif
  1079. DC395x_write16(acb, TRM_S1040_SCSI_CONTROL, DO_CLRFIFO);
  1080. }
  1081. static void reset_dev_param(struct AdapterCtlBlk *acb)
  1082. {
  1083. struct DeviceCtlBlk *dcb;
  1084. struct NvRamType *eeprom = &acb->eeprom;
  1085. dprintkdbg(DBG_0, "reset_dev_param: acb=%p\n", acb);
  1086. list_for_each_entry(dcb, &acb->dcb_list, list) {
  1087. u8 period_index;
  1088. dcb->sync_mode &= ~(SYNC_NEGO_DONE + WIDE_NEGO_DONE);
  1089. dcb->sync_period = 0;
  1090. dcb->sync_offset = 0;
  1091. dcb->dev_mode = eeprom->target[dcb->target_id].cfg0;
  1092. period_index = eeprom->target[dcb->target_id].period & 0x07;
  1093. dcb->min_nego_period = clock_period[period_index];
  1094. if (!(dcb->dev_mode & NTC_DO_WIDE_NEGO)
  1095. || !(acb->config & HCC_WIDE_CARD))
  1096. dcb->sync_mode &= ~WIDE_NEGO_ENABLE;
  1097. }
  1098. }
  1099. /*
  1100. * perform a hard reset on the SCSI bus
  1101. * @cmd - some command for this host (for fetching hooks)
  1102. * Returns: SUCCESS (0x2002) on success, else FAILED (0x2003).
  1103. */
  1104. static int __dc395x_eh_bus_reset(struct scsi_cmnd *cmd)
  1105. {
  1106. struct AdapterCtlBlk *acb =
  1107. (struct AdapterCtlBlk *)cmd->device->host->hostdata;
  1108. dprintkl(KERN_INFO,
  1109. "eh_bus_reset: (0%p) target=<%02i-%i> cmd=%p\n",
  1110. cmd, cmd->device->id, (u8)cmd->device->lun, cmd);
  1111. if (timer_pending(&acb->waiting_timer))
  1112. del_timer(&acb->waiting_timer);
  1113. /*
  1114. * disable interrupt
  1115. */
  1116. DC395x_write8(acb, TRM_S1040_DMA_INTEN, 0x00);
  1117. DC395x_write8(acb, TRM_S1040_SCSI_INTEN, 0x00);
  1118. DC395x_write8(acb, TRM_S1040_SCSI_CONTROL, DO_RSTMODULE);
  1119. DC395x_write8(acb, TRM_S1040_DMA_CONTROL, DMARESETMODULE);
  1120. reset_scsi_bus(acb);
  1121. udelay(500);
  1122. /* We may be in serious trouble. Wait some seconds */
  1123. acb->last_reset =
  1124. jiffies + 3 * HZ / 2 +
  1125. HZ * acb->eeprom.delay_time;
  1126. /*
  1127. * re-enable interrupt
  1128. */
  1129. /* Clear SCSI FIFO */
  1130. DC395x_write8(acb, TRM_S1040_DMA_CONTROL, CLRXFIFO);
  1131. clear_fifo(acb, "eh_bus_reset");
  1132. /* Delete pending IRQ */
  1133. DC395x_read8(acb, TRM_S1040_SCSI_INTSTATUS);
  1134. set_basic_config(acb);
  1135. reset_dev_param(acb);
  1136. doing_srb_done(acb, DID_RESET, cmd, 0);
  1137. acb->active_dcb = NULL;
  1138. acb->acb_flag = 0; /* RESET_DETECT, RESET_DONE ,RESET_DEV */
  1139. waiting_process_next(acb);
  1140. return SUCCESS;
  1141. }
  1142. static int dc395x_eh_bus_reset(struct scsi_cmnd *cmd)
  1143. {
  1144. int rc;
  1145. spin_lock_irq(cmd->device->host->host_lock);
  1146. rc = __dc395x_eh_bus_reset(cmd);
  1147. spin_unlock_irq(cmd->device->host->host_lock);
  1148. return rc;
  1149. }
  1150. /*
  1151. * abort an errant SCSI command
  1152. * @cmd - command to be aborted
  1153. * Returns: SUCCESS (0x2002) on success, else FAILED (0x2003).
  1154. */
  1155. static int dc395x_eh_abort(struct scsi_cmnd *cmd)
  1156. {
  1157. /*
  1158. * Look into our command queues: If it has not been sent already,
  1159. * we remove it and return success. Otherwise fail.
  1160. */
  1161. struct AdapterCtlBlk *acb =
  1162. (struct AdapterCtlBlk *)cmd->device->host->hostdata;
  1163. struct DeviceCtlBlk *dcb;
  1164. struct ScsiReqBlk *srb;
  1165. dprintkl(KERN_INFO, "eh_abort: (0x%p) target=<%02i-%i> cmd=%p\n",
  1166. cmd, cmd->device->id, (u8)cmd->device->lun, cmd);
  1167. dcb = find_dcb(acb, cmd->device->id, cmd->device->lun);
  1168. if (!dcb) {
  1169. dprintkl(KERN_DEBUG, "eh_abort: No such device\n");
  1170. return FAILED;
  1171. }
  1172. srb = find_cmd(cmd, &dcb->srb_waiting_list);
  1173. if (srb) {
  1174. srb_waiting_remove(dcb, srb);
  1175. pci_unmap_srb_sense(acb, srb);
  1176. pci_unmap_srb(acb, srb);
  1177. free_tag(dcb, srb);
  1178. srb_free_insert(acb, srb);
  1179. dprintkl(KERN_DEBUG, "eh_abort: Command was waiting\n");
  1180. cmd->result = DID_ABORT << 16;
  1181. return SUCCESS;
  1182. }
  1183. srb = find_cmd(cmd, &dcb->srb_going_list);
  1184. if (srb) {
  1185. dprintkl(KERN_DEBUG, "eh_abort: Command in progress\n");
  1186. /* XXX: Should abort the command here */
  1187. } else {
  1188. dprintkl(KERN_DEBUG, "eh_abort: Command not found\n");
  1189. }
  1190. return FAILED;
  1191. }
  1192. /* SDTR */
  1193. static void build_sdtr(struct AdapterCtlBlk *acb, struct DeviceCtlBlk *dcb,
  1194. struct ScsiReqBlk *srb)
  1195. {
  1196. u8 *ptr = srb->msgout_buf + srb->msg_count;
  1197. if (srb->msg_count > 1) {
  1198. dprintkl(KERN_INFO,
  1199. "build_sdtr: msgout_buf BUSY (%i: %02x %02x)\n",
  1200. srb->msg_count, srb->msgout_buf[0],
  1201. srb->msgout_buf[1]);
  1202. return;
  1203. }
  1204. if (!(dcb->dev_mode & NTC_DO_SYNC_NEGO)) {
  1205. dcb->sync_offset = 0;
  1206. dcb->min_nego_period = 200 >> 2;
  1207. } else if (dcb->sync_offset == 0)
  1208. dcb->sync_offset = SYNC_NEGO_OFFSET;
  1209. *ptr++ = MSG_EXTENDED; /* (01h) */
  1210. *ptr++ = 3; /* length */
  1211. *ptr++ = EXTENDED_SDTR; /* (01h) */
  1212. *ptr++ = dcb->min_nego_period; /* Transfer period (in 4ns) */
  1213. *ptr++ = dcb->sync_offset; /* Transfer period (max. REQ/ACK dist) */
  1214. srb->msg_count += 5;
  1215. srb->state |= SRB_DO_SYNC_NEGO;
  1216. }
  1217. /* WDTR */
  1218. static void build_wdtr(struct AdapterCtlBlk *acb, struct DeviceCtlBlk *dcb,
  1219. struct ScsiReqBlk *srb)
  1220. {
  1221. u8 wide = ((dcb->dev_mode & NTC_DO_WIDE_NEGO) &
  1222. (acb->config & HCC_WIDE_CARD)) ? 1 : 0;
  1223. u8 *ptr = srb->msgout_buf + srb->msg_count;
  1224. if (srb->msg_count > 1) {
  1225. dprintkl(KERN_INFO,
  1226. "build_wdtr: msgout_buf BUSY (%i: %02x %02x)\n",
  1227. srb->msg_count, srb->msgout_buf[0],
  1228. srb->msgout_buf[1]);
  1229. return;
  1230. }
  1231. *ptr++ = MSG_EXTENDED; /* (01h) */
  1232. *ptr++ = 2; /* length */
  1233. *ptr++ = EXTENDED_WDTR; /* (03h) */
  1234. *ptr++ = wide;
  1235. srb->msg_count += 4;
  1236. srb->state |= SRB_DO_WIDE_NEGO;
  1237. }
  1238. #if 0
  1239. /* Timer to work around chip flaw: When selecting and the bus is
  1240. * busy, we sometimes miss a Selection timeout IRQ */
  1241. void selection_timeout_missed(unsigned long ptr);
  1242. /* Sets the timer to wake us up */
  1243. static void selto_timer(struct AdapterCtlBlk *acb)
  1244. {
  1245. if (timer_pending(&acb->selto_timer))
  1246. return;
  1247. acb->selto_timer.function = selection_timeout_missed;
  1248. acb->selto_timer.data = (unsigned long) acb;
  1249. if (time_before
  1250. (jiffies + HZ, acb->last_reset + HZ / 2))
  1251. acb->selto_timer.expires =
  1252. acb->last_reset + HZ / 2 + 1;
  1253. else
  1254. acb->selto_timer.expires = jiffies + HZ + 1;
  1255. add_timer(&acb->selto_timer);
  1256. }
  1257. void selection_timeout_missed(unsigned long ptr)
  1258. {
  1259. unsigned long flags;
  1260. struct AdapterCtlBlk *acb = (struct AdapterCtlBlk *)ptr;
  1261. struct ScsiReqBlk *srb;
  1262. dprintkl(KERN_DEBUG, "Chip forgot to produce SelTO IRQ!\n");
  1263. if (!acb->active_dcb || !acb->active_dcb->active_srb) {
  1264. dprintkl(KERN_DEBUG, "... but no cmd pending? Oops!\n");
  1265. return;
  1266. }
  1267. DC395x_LOCK_IO(acb->scsi_host, flags);
  1268. srb = acb->active_dcb->active_srb;
  1269. disconnect(acb);
  1270. DC395x_UNLOCK_IO(acb->scsi_host, flags);
  1271. }
  1272. #endif
  1273. static u8 start_scsi(struct AdapterCtlBlk* acb, struct DeviceCtlBlk* dcb,
  1274. struct ScsiReqBlk* srb)
  1275. {
  1276. u16 s_stat2, return_code;
  1277. u8 s_stat, scsicommand, i, identify_message;
  1278. u8 *ptr;
  1279. dprintkdbg(DBG_0, "start_scsi: (0x%p) <%02i-%i> srb=%p\n",
  1280. dcb->target_id, dcb->target_lun, srb);
  1281. srb->tag_number = TAG_NONE; /* acb->tag_max_num: had error read in eeprom */
  1282. s_stat = DC395x_read8(acb, TRM_S1040_SCSI_SIGNAL);
  1283. s_stat2 = 0;
  1284. s_stat2 = DC395x_read16(acb, TRM_S1040_SCSI_STATUS);
  1285. #if 1
  1286. if (s_stat & 0x20 /* s_stat2 & 0x02000 */ ) {
  1287. dprintkdbg(DBG_KG, "start_scsi: (0x%p) BUSY %02x %04x\n",
  1288. s_stat, s_stat2);
  1289. /*
  1290. * Try anyway?
  1291. *
  1292. * We could, BUT: Sometimes the TRM_S1040 misses to produce a Selection
  1293. * Timeout, a Disconnect or a Reselection IRQ, so we would be screwed!
  1294. * (This is likely to be a bug in the hardware. Obviously, most people
  1295. * only have one initiator per SCSI bus.)
  1296. * Instead let this fail and have the timer make sure the command is
  1297. * tried again after a short time
  1298. */
  1299. /*selto_timer (acb); */
  1300. return 1;
  1301. }
  1302. #endif
  1303. if (acb->active_dcb) {
  1304. dprintkl(KERN_DEBUG, "start_scsi: (0x%p) Attempt to start a"
  1305. "command while another command (0x%p) is active.",
  1306. srb->cmd,
  1307. acb->active_dcb->active_srb ?
  1308. acb->active_dcb->active_srb->cmd : 0);
  1309. return 1;
  1310. }
  1311. if (DC395x_read16(acb, TRM_S1040_SCSI_STATUS) & SCSIINTERRUPT) {
  1312. dprintkdbg(DBG_KG, "start_scsi: (0x%p) Failed (busy)\n", srb->cmd);
  1313. return 1;
  1314. }
  1315. /* Allow starting of SCSI commands half a second before we allow the mid-level
  1316. * to queue them again after a reset */
  1317. if (time_before(jiffies, acb->last_reset - HZ / 2)) {
  1318. dprintkdbg(DBG_KG, "start_scsi: Refuse cmds (reset wait)\n");
  1319. return 1;
  1320. }
  1321. /* Flush FIFO */
  1322. clear_fifo(acb, "start_scsi");
  1323. DC395x_write8(acb, TRM_S1040_SCSI_HOSTID, acb->scsi_host->this_id);
  1324. DC395x_write8(acb, TRM_S1040_SCSI_TARGETID, dcb->target_id);
  1325. DC395x_write8(acb, TRM_S1040_SCSI_SYNC, dcb->sync_period);
  1326. DC395x_write8(acb, TRM_S1040_SCSI_OFFSET, dcb->sync_offset);
  1327. srb->scsi_phase = PH_BUS_FREE; /* initial phase */
  1328. identify_message = dcb->identify_msg;
  1329. /*DC395x_TRM_write8(TRM_S1040_SCSI_IDMSG, identify_message); */
  1330. /* Don't allow disconnection for AUTO_REQSENSE: Cont.All.Cond.! */
  1331. if (srb->flag & AUTO_REQSENSE)
  1332. identify_message &= 0xBF;
  1333. if (((srb->cmd->cmnd[0] == INQUIRY)
  1334. || (srb->cmd->cmnd[0] == REQUEST_SENSE)
  1335. || (srb->flag & AUTO_REQSENSE))
  1336. && (((dcb->sync_mode & WIDE_NEGO_ENABLE)
  1337. && !(dcb->sync_mode & WIDE_NEGO_DONE))
  1338. || ((dcb->sync_mode & SYNC_NEGO_ENABLE)
  1339. && !(dcb->sync_mode & SYNC_NEGO_DONE)))
  1340. && (dcb->target_lun == 0)) {
  1341. srb->msgout_buf[0] = identify_message;
  1342. srb->msg_count = 1;
  1343. scsicommand = SCMD_SEL_ATNSTOP;
  1344. srb->state = SRB_MSGOUT;
  1345. #ifndef SYNC_FIRST
  1346. if (dcb->sync_mode & WIDE_NEGO_ENABLE
  1347. && dcb->inquiry7 & SCSI_INQ_WBUS16) {
  1348. build_wdtr(acb, dcb, srb);
  1349. goto no_cmd;
  1350. }
  1351. #endif
  1352. if (dcb->sync_mode & SYNC_NEGO_ENABLE
  1353. && dcb->inquiry7 & SCSI_INQ_SYNC) {
  1354. build_sdtr(acb, dcb, srb);
  1355. goto no_cmd;
  1356. }
  1357. if (dcb->sync_mode & WIDE_NEGO_ENABLE
  1358. && dcb->inquiry7 & SCSI_INQ_WBUS16) {
  1359. build_wdtr(acb, dcb, srb);
  1360. goto no_cmd;
  1361. }
  1362. srb->msg_count = 0;
  1363. }
  1364. /* Send identify message */
  1365. DC395x_write8(acb, TRM_S1040_SCSI_FIFO, identify_message);
  1366. scsicommand = SCMD_SEL_ATN;
  1367. srb->state = SRB_START_;
  1368. #ifndef DC395x_NO_TAGQ
  1369. if ((dcb->sync_mode & EN_TAG_QUEUEING)
  1370. && (identify_message & 0xC0)) {
  1371. /* Send Tag message */
  1372. u32 tag_mask = 1;
  1373. u8 tag_number = 0;
  1374. while (tag_mask & dcb->tag_mask
  1375. && tag_number < dcb->max_command) {
  1376. tag_mask = tag_mask << 1;
  1377. tag_number++;
  1378. }
  1379. if (tag_number >= dcb->max_command) {
  1380. dprintkl(KERN_WARNING, "start_scsi: (0x%p) "
  1381. "Out of tags target=<%02i-%i>)\n",
  1382. srb->cmd, srb->cmd->device->id,
  1383. (u8)srb->cmd->device->lun);
  1384. srb->state = SRB_READY;
  1385. DC395x_write16(acb, TRM_S1040_SCSI_CONTROL,
  1386. DO_HWRESELECT);
  1387. return 1;
  1388. }
  1389. /* Send Tag id */
  1390. DC395x_write8(acb, TRM_S1040_SCSI_FIFO, MSG_SIMPLE_QTAG);
  1391. DC395x_write8(acb, TRM_S1040_SCSI_FIFO, tag_number);
  1392. dcb->tag_mask |= tag_mask;
  1393. srb->tag_number = tag_number;
  1394. scsicommand = SCMD_SEL_ATN3;
  1395. srb->state = SRB_START_;
  1396. }
  1397. #endif
  1398. /*polling:*/
  1399. /* Send CDB ..command block ......... */
  1400. dprintkdbg(DBG_KG, "start_scsi: (0x%p) <%02i-%i> cmnd=0x%02x tag=%i\n",
  1401. srb->cmd, srb->cmd->device->id, (u8)srb->cmd->device->lun,
  1402. srb->cmd->cmnd[0], srb->tag_number);
  1403. if (srb->flag & AUTO_REQSENSE) {
  1404. DC395x_write8(acb, TRM_S1040_SCSI_FIFO, REQUEST_SENSE);
  1405. DC395x_write8(acb, TRM_S1040_SCSI_FIFO, (dcb->target_lun << 5));
  1406. DC395x_write8(acb, TRM_S1040_SCSI_FIFO, 0);
  1407. DC395x_write8(acb, TRM_S1040_SCSI_FIFO, 0);
  1408. DC395x_write8(acb, TRM_S1040_SCSI_FIFO, SCSI_SENSE_BUFFERSIZE);
  1409. DC395x_write8(acb, TRM_S1040_SCSI_FIFO, 0);
  1410. } else {
  1411. ptr = (u8 *)srb->cmd->cmnd;
  1412. for (i = 0; i < srb->cmd->cmd_len; i++)
  1413. DC395x_write8(acb, TRM_S1040_SCSI_FIFO, *ptr++);
  1414. }
  1415. no_cmd:
  1416. DC395x_write16(acb, TRM_S1040_SCSI_CONTROL,
  1417. DO_HWRESELECT | DO_DATALATCH);
  1418. if (DC395x_read16(acb, TRM_S1040_SCSI_STATUS) & SCSIINTERRUPT) {
  1419. /*
  1420. * If start_scsi return 1:
  1421. * we caught an interrupt (must be reset or reselection ... )
  1422. * : Let's process it first!
  1423. */
  1424. dprintkdbg(DBG_0, "start_scsi: (0x%p) <%02i-%i> Failed - busy\n",
  1425. srb->cmd, dcb->target_id, dcb->target_lun);
  1426. srb->state = SRB_READY;
  1427. free_tag(dcb, srb);
  1428. srb->msg_count = 0;
  1429. return_code = 1;
  1430. /* This IRQ should NOT get lost, as we did not acknowledge it */
  1431. } else {
  1432. /*
  1433. * If start_scsi returns 0:
  1434. * we know that the SCSI processor is free
  1435. */
  1436. srb->scsi_phase = PH_BUS_FREE; /* initial phase */
  1437. dcb->active_srb = srb;
  1438. acb->active_dcb = dcb;
  1439. return_code = 0;
  1440. /* it's important for atn stop */
  1441. DC395x_write16(acb, TRM_S1040_SCSI_CONTROL,
  1442. DO_DATALATCH | DO_HWRESELECT);
  1443. /* SCSI command */
  1444. DC395x_write8(acb, TRM_S1040_SCSI_COMMAND, scsicommand);
  1445. }
  1446. return return_code;
  1447. }
  1448. #define DC395x_ENABLE_MSGOUT \
  1449. DC395x_write16 (acb, TRM_S1040_SCSI_CONTROL, DO_SETATN); \
  1450. srb->state |= SRB_MSGOUT
  1451. /* abort command */
  1452. static inline void enable_msgout_abort(struct AdapterCtlBlk *acb,
  1453. struct ScsiReqBlk *srb)
  1454. {
  1455. srb->msgout_buf[0] = ABORT;
  1456. srb->msg_count = 1;
  1457. DC395x_ENABLE_MSGOUT;
  1458. srb->state &= ~SRB_MSGIN;
  1459. srb->state |= SRB_MSGOUT;
  1460. }
  1461. /**
  1462. * dc395x_handle_interrupt - Handle an interrupt that has been confirmed to
  1463. * have been triggered for this card.
  1464. *
  1465. * @acb: a pointer to the adpter control block
  1466. * @scsi_status: the status return when we checked the card
  1467. **/
  1468. static void dc395x_handle_interrupt(struct AdapterCtlBlk *acb,
  1469. u16 scsi_status)
  1470. {
  1471. struct DeviceCtlBlk *dcb;
  1472. struct ScsiReqBlk *srb;
  1473. u16 phase;
  1474. u8 scsi_intstatus;
  1475. unsigned long flags;
  1476. void (*dc395x_statev)(struct AdapterCtlBlk *, struct ScsiReqBlk *,
  1477. u16 *);
  1478. DC395x_LOCK_IO(acb->scsi_host, flags);
  1479. /* This acknowledges the IRQ */
  1480. scsi_intstatus = DC395x_read8(acb, TRM_S1040_SCSI_INTSTATUS);
  1481. if ((scsi_status & 0x2007) == 0x2002)
  1482. dprintkl(KERN_DEBUG,
  1483. "COP after COP completed? %04x\n", scsi_status);
  1484. if (debug_enabled(DBG_KG)) {
  1485. if (scsi_intstatus & INT_SELTIMEOUT)
  1486. dprintkdbg(DBG_KG, "handle_interrupt: Selection timeout\n");
  1487. }
  1488. /*dprintkl(KERN_DEBUG, "handle_interrupt: intstatus = 0x%02x ", scsi_intstatus); */
  1489. if (timer_pending(&acb->selto_timer))
  1490. del_timer(&acb->selto_timer);
  1491. if (scsi_intstatus & (INT_SELTIMEOUT | INT_DISCONNECT)) {
  1492. disconnect(acb); /* bus free interrupt */
  1493. goto out_unlock;
  1494. }
  1495. if (scsi_intstatus & INT_RESELECTED) {
  1496. reselect(acb);
  1497. goto out_unlock;
  1498. }
  1499. if (scsi_intstatus & INT_SELECT) {
  1500. dprintkl(KERN_INFO, "Host does not support target mode!\n");
  1501. goto out_unlock;
  1502. }
  1503. if (scsi_intstatus & INT_SCSIRESET) {
  1504. scsi_reset_detect(acb);
  1505. goto out_unlock;
  1506. }
  1507. if (scsi_intstatus & (INT_BUSSERVICE | INT_CMDDONE)) {
  1508. dcb = acb->active_dcb;
  1509. if (!dcb) {
  1510. dprintkl(KERN_DEBUG,
  1511. "Oops: BusService (%04x %02x) w/o ActiveDCB!\n",
  1512. scsi_status, scsi_intstatus);
  1513. goto out_unlock;
  1514. }
  1515. srb = dcb->active_srb;
  1516. if (dcb->flag & ABORT_DEV_) {
  1517. dprintkdbg(DBG_0, "MsgOut Abort Device.....\n");
  1518. enable_msgout_abort(acb, srb);
  1519. }
  1520. /* software sequential machine */
  1521. phase = (u16)srb->scsi_phase;
  1522. /*
  1523. * 62037 or 62137
  1524. * call dc395x_scsi_phase0[]... "phase entry"
  1525. * handle every phase before start transfer
  1526. */
  1527. /* data_out_phase0, phase:0 */
  1528. /* data_in_phase0, phase:1 */
  1529. /* command_phase0, phase:2 */
  1530. /* status_phase0, phase:3 */
  1531. /* nop0, phase:4 PH_BUS_FREE .. initial phase */
  1532. /* nop0, phase:5 PH_BUS_FREE .. initial phase */
  1533. /* msgout_phase0, phase:6 */
  1534. /* msgin_phase0, phase:7 */
  1535. dc395x_statev = dc395x_scsi_phase0[phase];
  1536. dc395x_statev(acb, srb, &scsi_status);
  1537. /*
  1538. * if there were any exception occurred scsi_status
  1539. * will be modify to bus free phase new scsi_status
  1540. * transfer out from ... previous dc395x_statev
  1541. */
  1542. srb->scsi_phase = scsi_status & PHASEMASK;
  1543. phase = (u16)scsi_status & PHASEMASK;
  1544. /*
  1545. * call dc395x_scsi_phase1[]... "phase entry" handle
  1546. * every phase to do transfer
  1547. */
  1548. /* data_out_phase1, phase:0 */
  1549. /* data_in_phase1, phase:1 */
  1550. /* command_phase1, phase:2 */
  1551. /* status_phase1, phase:3 */
  1552. /* nop1, phase:4 PH_BUS_FREE .. initial phase */
  1553. /* nop1, phase:5 PH_BUS_FREE .. initial phase */
  1554. /* msgout_phase1, phase:6 */
  1555. /* msgin_phase1, phase:7 */
  1556. dc395x_statev = dc395x_scsi_phase1[phase];
  1557. dc395x_statev(acb, srb, &scsi_status);
  1558. }
  1559. out_unlock:
  1560. DC395x_UNLOCK_IO(acb->scsi_host, flags);
  1561. }
  1562. static irqreturn_t dc395x_interrupt(int irq, void *dev_id)
  1563. {
  1564. struct AdapterCtlBlk *acb = dev_id;
  1565. u16 scsi_status;
  1566. u8 dma_status;
  1567. irqreturn_t handled = IRQ_NONE;
  1568. /*
  1569. * Check for pending interrupt
  1570. */
  1571. scsi_status = DC395x_read16(acb, TRM_S1040_SCSI_STATUS);
  1572. dma_status = DC395x_read8(acb, TRM_S1040_DMA_STATUS);
  1573. if (scsi_status & SCSIINTERRUPT) {
  1574. /* interrupt pending - let's process it! */
  1575. dc395x_handle_interrupt(acb, scsi_status);
  1576. handled = IRQ_HANDLED;
  1577. }
  1578. else if (dma_status & 0x20) {
  1579. /* Error from the DMA engine */
  1580. dprintkl(KERN_INFO, "Interrupt from DMA engine: 0x%02x!\n", dma_status);
  1581. #if 0
  1582. dprintkl(KERN_INFO, "This means DMA error! Try to handle ...\n");
  1583. if (acb->active_dcb) {
  1584. acb->active_dcb-> flag |= ABORT_DEV_;
  1585. if (acb->active_dcb->active_srb)
  1586. enable_msgout_abort(acb, acb->active_dcb->active_srb);
  1587. }
  1588. DC395x_write8(acb, TRM_S1040_DMA_CONTROL, ABORTXFER | CLRXFIFO);
  1589. #else
  1590. dprintkl(KERN_INFO, "Ignoring DMA error (probably a bad thing) ...\n");
  1591. acb = NULL;
  1592. #endif
  1593. handled = IRQ_HANDLED;
  1594. }
  1595. return handled;
  1596. }
  1597. static void msgout_phase0(struct AdapterCtlBlk *acb, struct ScsiReqBlk *srb,
  1598. u16 *pscsi_status)
  1599. {
  1600. dprintkdbg(DBG_0, "msgout_phase0: (0x%p)\n", srb->cmd);
  1601. if (srb->state & (SRB_UNEXPECT_RESEL + SRB_ABORT_SENT))
  1602. *pscsi_status = PH_BUS_FREE; /*.. initial phase */
  1603. DC395x_write16(acb, TRM_S1040_SCSI_CONTROL, DO_DATALATCH); /* it's important for atn stop */
  1604. srb->state &= ~SRB_MSGOUT;
  1605. }
  1606. static void msgout_phase1(struct AdapterCtlBlk *acb, struct ScsiReqBlk *srb,
  1607. u16 *pscsi_status)
  1608. {
  1609. u16 i;
  1610. u8 *ptr;
  1611. dprintkdbg(DBG_0, "msgout_phase1: (0x%p)\n", srb->cmd);
  1612. clear_fifo(acb, "msgout_phase1");
  1613. if (!(srb->state & SRB_MSGOUT)) {
  1614. srb->state |= SRB_MSGOUT;
  1615. dprintkl(KERN_DEBUG,
  1616. "msgout_phase1: (0x%p) Phase unexpected\n",
  1617. srb->cmd); /* So what ? */
  1618. }
  1619. if (!srb->msg_count) {
  1620. dprintkdbg(DBG_0, "msgout_phase1: (0x%p) NOP msg\n",
  1621. srb->cmd);
  1622. DC395x_write8(acb, TRM_S1040_SCSI_FIFO, MSG_NOP);
  1623. DC395x_write16(acb, TRM_S1040_SCSI_CONTROL, DO_DATALATCH); /* it's important for atn stop */
  1624. DC395x_write8(acb, TRM_S1040_SCSI_COMMAND, SCMD_FIFO_OUT);
  1625. return;
  1626. }
  1627. ptr = (u8 *)srb->msgout_buf;
  1628. for (i = 0; i < srb->msg_count; i++)
  1629. DC395x_write8(acb, TRM_S1040_SCSI_FIFO, *ptr++);
  1630. srb->msg_count = 0;
  1631. if (srb->msgout_buf[0] == MSG_ABORT)
  1632. srb->state = SRB_ABORT_SENT;
  1633. DC395x_write8(acb, TRM_S1040_SCSI_COMMAND, SCMD_FIFO_OUT);
  1634. }
  1635. static void command_phase0(struct AdapterCtlBlk *acb, struct ScsiReqBlk *srb,
  1636. u16 *pscsi_status)
  1637. {
  1638. dprintkdbg(DBG_0, "command_phase0: (0x%p)\n", srb->cmd);
  1639. DC395x_write16(acb, TRM_S1040_SCSI_CONTROL, DO_DATALATCH);
  1640. }
  1641. static void command_phase1(struct AdapterCtlBlk *acb, struct ScsiReqBlk *srb,
  1642. u16 *pscsi_status)
  1643. {
  1644. struct DeviceCtlBlk *dcb;
  1645. u8 *ptr;
  1646. u16 i;
  1647. dprintkdbg(DBG_0, "command_phase1: (0x%p)\n", srb->cmd);
  1648. clear_fifo(acb, "command_phase1");
  1649. DC395x_write16(acb, TRM_S1040_SCSI_CONTROL, DO_CLRATN);
  1650. if (!(srb->flag & AUTO_REQSENSE)) {
  1651. ptr = (u8 *)srb->cmd->cmnd;
  1652. for (i = 0; i < srb->cmd->cmd_len; i++) {
  1653. DC395x_write8(acb, TRM_S1040_SCSI_FIFO, *ptr);
  1654. ptr++;
  1655. }
  1656. } else {
  1657. DC395x_write8(acb, TRM_S1040_SCSI_FIFO, REQUEST_SENSE);
  1658. dcb = acb->active_dcb;
  1659. /* target id */
  1660. DC395x_write8(acb, TRM_S1040_SCSI_FIFO, (dcb->target_lun << 5));
  1661. DC395x_write8(acb, TRM_S1040_SCSI_FIFO, 0);
  1662. DC395x_write8(acb, TRM_S1040_SCSI_FIFO, 0);
  1663. DC395x_write8(acb, TRM_S1040_SCSI_FIFO, SCSI_SENSE_BUFFERSIZE);
  1664. DC395x_write8(acb, TRM_S1040_SCSI_FIFO, 0);
  1665. }
  1666. srb->state |= SRB_COMMAND;
  1667. /* it's important for atn stop */
  1668. DC395x_write16(acb, TRM_S1040_SCSI_CONTROL, DO_DATALATCH);
  1669. /* SCSI command */
  1670. DC395x_write8(acb, TRM_S1040_SCSI_COMMAND, SCMD_FIFO_OUT);
  1671. }
  1672. /*
  1673. * Verify that the remaining space in the hw sg lists is the same as
  1674. * the count of remaining bytes in srb->total_xfer_length
  1675. */
  1676. static void sg_verify_length(struct ScsiReqBlk *srb)
  1677. {
  1678. if (debug_enabled(DBG_SG)) {
  1679. unsigned len = 0;
  1680. unsigned idx = srb->sg_index;
  1681. struct SGentry *psge = srb->segment_x + idx;
  1682. for (; idx < srb->sg_count; psge++, idx++)
  1683. len += psge->length;
  1684. if (len != srb->total_xfer_length)
  1685. dprintkdbg(DBG_SG,
  1686. "Inconsistent SRB S/G lengths (Tot=%i, Count=%i) !!\n",
  1687. srb->total_xfer_length, len);
  1688. }
  1689. }
  1690. /*
  1691. * Compute the next Scatter Gather list index and adjust its length
  1692. * and address if necessary
  1693. */
  1694. static void sg_update_list(struct ScsiReqBlk *srb, u32 left)
  1695. {
  1696. u8 idx;
  1697. u32 xferred = srb->total_xfer_length - left; /* bytes transferred */
  1698. struct SGentry *psge = srb->segment_x + srb->sg_index;
  1699. dprintkdbg(DBG_0,
  1700. "sg_update_list: Transferred %i of %i bytes, %i remain\n",
  1701. xferred, srb->total_xfer_length, left);
  1702. if (xferred == 0) {
  1703. /* nothing to update since we did not transfer any data */
  1704. return;
  1705. }
  1706. sg_verify_length(srb);
  1707. srb->total_xfer_length = left; /* update remaining count */
  1708. for (idx = srb->sg_index; idx < srb->sg_count; idx++) {
  1709. if (xferred >= psge->length) {
  1710. /* Complete SG entries done */
  1711. xferred -= psge->length;
  1712. } else {
  1713. /* Partial SG entry done */
  1714. psge->length -= xferred;
  1715. psge->address += xferred;
  1716. srb->sg_index = idx;
  1717. pci_dma_sync_single_for_device(srb->dcb->
  1718. acb->dev,
  1719. srb->sg_bus_addr,
  1720. SEGMENTX_LEN,
  1721. PCI_DMA_TODEVICE);
  1722. break;
  1723. }
  1724. psge++;
  1725. }
  1726. sg_verify_length(srb);
  1727. }
  1728. /*
  1729. * We have transferred a single byte (PIO mode?) and need to update
  1730. * the count of bytes remaining (total_xfer_length) and update the sg
  1731. * entry to either point to next byte in the current sg entry, or of
  1732. * already at the end to point to the start of the next sg entry
  1733. */
  1734. static void sg_subtract_one(struct ScsiReqBlk *srb)
  1735. {
  1736. sg_update_list(srb, srb->total_xfer_length - 1);
  1737. }
  1738. /*
  1739. * cleanup_after_transfer
  1740. *
  1741. * Makes sure, DMA and SCSI engine are empty, after the transfer has finished
  1742. * KG: Currently called from StatusPhase1 ()
  1743. * Should probably also be called from other places
  1744. * Best might be to call it in DataXXPhase0, if new phase will differ
  1745. */
  1746. static void cleanup_after_transfer(struct AdapterCtlBlk *acb,
  1747. struct ScsiReqBlk *srb)
  1748. {
  1749. /*DC395x_write8 (TRM_S1040_DMA_STATUS, FORCEDMACOMP); */
  1750. if (DC395x_read16(acb, TRM_S1040_DMA_COMMAND) & 0x0001) { /* read */
  1751. if (!(DC395x_read8(acb, TRM_S1040_SCSI_FIFOCNT) & 0x40))
  1752. clear_fifo(acb, "cleanup/in");
  1753. if (!(DC395x_read8(acb, TRM_S1040_DMA_FIFOSTAT) & 0x80))
  1754. DC395x_write8(acb, TRM_S1040_DMA_CONTROL, CLRXFIFO);
  1755. } else { /* write */
  1756. if (!(DC395x_read8(acb, TRM_S1040_DMA_FIFOSTAT) & 0x80))
  1757. DC395x_write8(acb, TRM_S1040_DMA_CONTROL, CLRXFIFO);
  1758. if (!(DC395x_read8(acb, TRM_S1040_SCSI_FIFOCNT) & 0x40))
  1759. clear_fifo(acb, "cleanup/out");
  1760. }
  1761. DC395x_write16(acb, TRM_S1040_SCSI_CONTROL, DO_DATALATCH);
  1762. }
  1763. /*
  1764. * Those no of bytes will be transferred w/ PIO through the SCSI FIFO
  1765. * Seems to be needed for unknown reasons; could be a hardware bug :-(
  1766. */
  1767. #define DC395x_LASTPIO 4
  1768. static void data_out_phase0(struct AdapterCtlBlk *acb, struct ScsiReqBlk *srb,
  1769. u16 *pscsi_status)
  1770. {
  1771. struct DeviceCtlBlk *dcb = srb->dcb;
  1772. u16 scsi_status = *pscsi_status;
  1773. u32 d_left_counter = 0;
  1774. dprintkdbg(DBG_0, "data_out_phase0: (0x%p) <%02i-%i>\n",
  1775. srb->cmd, srb->cmd->device->id, (u8)srb->cmd->device->lun);
  1776. /*
  1777. * KG: We need to drain the buffers before we draw any conclusions!
  1778. * This means telling the DMA to push the rest into SCSI, telling
  1779. * SCSI to push the rest to the bus.
  1780. * However, the device might have been the one to stop us (phase
  1781. * change), and the data in transit just needs to be accounted so
  1782. * it can be retransmitted.)
  1783. */
  1784. /*
  1785. * KG: Stop DMA engine pushing more data into the SCSI FIFO
  1786. * If we need more data, the DMA SG list will be freshly set up, anyway
  1787. */
  1788. dprintkdbg(DBG_PIO, "data_out_phase0: "
  1789. "DMA{fifocnt=0x%02x fifostat=0x%02x} "
  1790. "SCSI{fifocnt=0x%02x cnt=0x%06x status=0x%04x} total=0x%06x\n",
  1791. DC395x_read8(acb, TRM_S1040_DMA_FIFOCNT),
  1792. DC395x_read8(acb, TRM_S1040_DMA_FIFOSTAT),
  1793. DC395x_read8(acb, TRM_S1040_SCSI_FIFOCNT),
  1794. DC395x_read32(acb, TRM_S1040_SCSI_COUNTER), scsi_status,
  1795. srb->total_xfer_length);
  1796. DC395x_write8(acb, TRM_S1040_DMA_CONTROL, STOPDMAXFER | CLRXFIFO);
  1797. if (!(srb->state & SRB_XFERPAD)) {
  1798. if (scsi_status & PARITYERROR)
  1799. srb->status |= PARITY_ERROR;
  1800. /*
  1801. * KG: Right, we can't just rely on the SCSI_COUNTER, because this
  1802. * is the no of bytes it got from the DMA engine not the no it
  1803. * transferred successfully to the device. (And the difference could
  1804. * be as much as the FIFO size, I guess ...)
  1805. */
  1806. if (!(scsi_status & SCSIXFERDONE)) {
  1807. /*
  1808. * when data transfer from DMA FIFO to SCSI FIFO
  1809. * if there was some data left in SCSI FIFO
  1810. */
  1811. d_left_counter =
  1812. (u32)(DC395x_read8(acb, TRM_S1040_SCSI_FIFOCNT) &
  1813. 0x1F);
  1814. if (dcb->sync_period & WIDE_SYNC)
  1815. d_left_counter <<= 1;
  1816. dprintkdbg(DBG_KG, "data_out_phase0: FIFO contains %i %s\n"
  1817. "SCSI{fifocnt=0x%02x cnt=0x%08x} "
  1818. "DMA{fifocnt=0x%04x cnt=0x%02x ctr=0x%08x}\n",
  1819. DC395x_read8(acb, TRM_S1040_SCSI_FIFOCNT),
  1820. (dcb->sync_period & WIDE_SYNC) ? "words" : "bytes",
  1821. DC395x_read8(acb, TRM_S1040_SCSI_FIFOCNT),
  1822. DC395x_read32(acb, TRM_S1040_SCSI_COUNTER),
  1823. DC395x_read8(acb, TRM_S1040_DMA_FIFOCNT),
  1824. DC395x_read8(acb, TRM_S1040_DMA_FIFOSTAT),
  1825. DC395x_read32(acb, TRM_S1040_DMA_CXCNT));
  1826. }
  1827. /*
  1828. * calculate all the residue data that not yet tranfered
  1829. * SCSI transfer counter + left in SCSI FIFO data
  1830. *
  1831. * .....TRM_S1040_SCSI_COUNTER (24bits)
  1832. * The counter always decrement by one for every SCSI byte transfer.
  1833. * .....TRM_S1040_SCSI_FIFOCNT ( 5bits)
  1834. * The counter is SCSI FIFO offset counter (in units of bytes or! words)
  1835. */
  1836. if (srb->total_xfer_length > DC395x_LASTPIO)
  1837. d_left_counter +=
  1838. DC395x_read32(acb, TRM_S1040_SCSI_COUNTER);
  1839. /* Is this a good idea? */
  1840. /*clear_fifo(acb, "DOP1"); */
  1841. /* KG: What is this supposed to be useful for? WIDE padding stuff? */
  1842. if (d_left_counter == 1 && dcb->sync_period & WIDE_SYNC
  1843. && scsi_bufflen(srb->cmd) % 2) {
  1844. d_left_counter = 0;
  1845. dprintkl(KERN_INFO,
  1846. "data_out_phase0: Discard 1 byte (0x%02x)\n",
  1847. scsi_status);
  1848. }
  1849. /*
  1850. * KG: Oops again. Same thinko as above: The SCSI might have been
  1851. * faster than the DMA engine, so that it ran out of data.
  1852. * In that case, we have to do just nothing!
  1853. * But: Why the interrupt: No phase change. No XFERCNT_2_ZERO. Or?
  1854. */
  1855. /*
  1856. * KG: This is nonsense: We have been WRITING data to the bus
  1857. * If the SCSI engine has no bytes left, how should the DMA engine?
  1858. */
  1859. if (d_left_counter == 0) {
  1860. srb->total_xfer_length = 0;
  1861. } else {
  1862. /*
  1863. * if transfer not yet complete
  1864. * there were some data residue in SCSI FIFO or
  1865. * SCSI transfer counter not empty
  1866. */
  1867. long oldxferred =
  1868. srb->total_xfer_length - d_left_counter;
  1869. const int diff =
  1870. (dcb->sync_period & WIDE_SYNC) ? 2 : 1;
  1871. sg_update_list(srb, d_left_counter);
  1872. /* KG: Most ugly hack! Apparently, this works around a chip bug */
  1873. if ((srb->segment_x[srb->sg_index].length ==
  1874. diff && scsi_sg_count(srb->cmd))
  1875. || ((oldxferred & ~PAGE_MASK) ==
  1876. (PAGE_SIZE - diff))
  1877. ) {
  1878. dprintkl(KERN_INFO, "data_out_phase0: "
  1879. "Work around chip bug (%i)?\n", diff);
  1880. d_left_counter =
  1881. srb->total_xfer_length - diff;
  1882. sg_update_list(srb, d_left_counter);
  1883. /*srb->total_xfer_length -= diff; */
  1884. /*srb->virt_addr += diff; */
  1885. /*if (srb->cmd->use_sg) */
  1886. /* srb->sg_index++; */
  1887. }
  1888. }
  1889. }
  1890. if ((*pscsi_status & PHASEMASK) != PH_DATA_OUT) {
  1891. cleanup_after_transfer(acb, srb);
  1892. }
  1893. }
  1894. static void data_out_phase1(struct AdapterCtlBlk *acb, struct ScsiReqBlk *srb,
  1895. u16 *pscsi_status)
  1896. {
  1897. dprintkdbg(DBG_0, "data_out_phase1: (0x%p) <%02i-%i>\n",
  1898. srb->cmd, srb->cmd->device->id, (u8)srb->cmd->device->lun);
  1899. clear_fifo(acb, "data_out_phase1");
  1900. /* do prepare before transfer when data out phase */
  1901. data_io_transfer(acb, srb, XFERDATAOUT);
  1902. }
  1903. static void data_in_phase0(struct AdapterCtlBlk *acb, struct ScsiReqBlk *srb,
  1904. u16 *pscsi_status)
  1905. {
  1906. u16 scsi_status = *pscsi_status;
  1907. dprintkdbg(DBG_0, "data_in_phase0: (0x%p) <%02i-%i>\n",
  1908. srb->cmd, srb->cmd->device->id, (u8)srb->cmd->device->lun);
  1909. /*
  1910. * KG: DataIn is much more tricky than DataOut. When the device is finished
  1911. * and switches to another phase, the SCSI engine should be finished too.
  1912. * But: There might still be bytes left in its FIFO to be fetched by the DMA
  1913. * engine and transferred to memory.
  1914. * We should wait for the FIFOs to be emptied by that (is there any way to
  1915. * enforce this?) and then stop the DMA engine, because it might think, that
  1916. * there are more bytes to follow. Yes, the device might disconnect prior to
  1917. * having all bytes transferred!
  1918. * Also we should make sure that all data from the DMA engine buffer's really
  1919. * made its way to the system memory! Some documentation on this would not
  1920. * seem to be a bad idea, actually.
  1921. */
  1922. if (!(srb->state & SRB_XFERPAD)) {
  1923. u32 d_left_counter;
  1924. unsigned int sc, fc;
  1925. if (scsi_status & PARITYERROR) {
  1926. dprintkl(KERN_INFO, "data_in_phase0: (0x%p) "
  1927. "Parity Error\n", srb->cmd);
  1928. srb->status |= PARITY_ERROR;
  1929. }
  1930. /*
  1931. * KG: We should wait for the DMA FIFO to be empty ...
  1932. * but: it would be better to wait first for the SCSI FIFO and then the
  1933. * the DMA FIFO to become empty? How do we know, that the device not already
  1934. * sent data to the FIFO in a MsgIn phase, eg.?
  1935. */
  1936. if (!(DC395x_read8(acb, TRM_S1040_DMA_FIFOSTAT) & 0x80)) {
  1937. #if 0
  1938. int ctr = 6000000;
  1939. dprintkl(KERN_DEBUG,
  1940. "DIP0: Wait for DMA FIFO to flush ...\n");
  1941. /*DC395x_write8 (TRM_S1040_DMA_CONTROL, STOPDMAXFER); */
  1942. /*DC395x_write32 (TRM_S1040_SCSI_COUNTER, 7); */
  1943. /*DC395x_write8 (TRM_S1040_SCSI_COMMAND, SCMD_DMA_IN); */
  1944. while (!
  1945. (DC395x_read16(acb, TRM_S1040_DMA_FIFOSTAT) &
  1946. 0x80) && --ctr);
  1947. if (ctr < 6000000 - 1)
  1948. dprintkl(KERN_DEBUG
  1949. "DIP0: Had to wait for DMA ...\n");
  1950. if (!ctr)
  1951. dprintkl(KERN_ERR,
  1952. "Deadlock in DIP0 waiting for DMA FIFO empty!!\n");
  1953. /*DC395x_write32 (TRM_S1040_SCSI_COUNTER, 0); */
  1954. #endif
  1955. dprintkdbg(DBG_KG, "data_in_phase0: "
  1956. "DMA{fifocnt=0x%02x fifostat=0x%02x}\n",
  1957. DC395x_read8(acb, TRM_S1040_DMA_FIFOCNT),
  1958. DC395x_read8(acb, TRM_S1040_DMA_FIFOSTAT));
  1959. }
  1960. /* Now: Check remainig data: The SCSI counters should tell us ... */
  1961. sc = DC395x_read32(acb, TRM_S1040_SCSI_COUNTER);
  1962. fc = DC395x_read8(acb, TRM_S1040_SCSI_FIFOCNT);
  1963. d_left_counter = sc + ((fc & 0x1f)
  1964. << ((srb->dcb->sync_period & WIDE_SYNC) ? 1 :
  1965. 0));
  1966. dprintkdbg(DBG_KG, "data_in_phase0: "
  1967. "SCSI{fifocnt=0x%02x%s ctr=0x%08x} "
  1968. "DMA{fifocnt=0x%02x fifostat=0x%02x ctr=0x%08x} "
  1969. "Remain{totxfer=%i scsi_fifo+ctr=%i}\n",
  1970. fc,
  1971. (srb->dcb->sync_period & WIDE_SYNC) ? "words" : "bytes",
  1972. sc,
  1973. fc,
  1974. DC395x_read8(acb, TRM_S1040_DMA_FIFOSTAT),
  1975. DC395x_read32(acb, TRM_S1040_DMA_CXCNT),
  1976. srb->total_xfer_length, d_left_counter);
  1977. #if DC395x_LASTPIO
  1978. /* KG: Less than or equal to 4 bytes can not be transferred via DMA, it seems. */
  1979. if (d_left_counter
  1980. && srb->total_xfer_length <= DC395x_LASTPIO) {
  1981. size_t left_io = srb->total_xfer_length;
  1982. /*u32 addr = (srb->segment_x[srb->sg_index].address); */
  1983. /*sg_update_list (srb, d_left_counter); */
  1984. dprintkdbg(DBG_PIO, "data_in_phase0: PIO (%i %s) "
  1985. "for remaining %i bytes:",
  1986. fc & 0x1f,
  1987. (srb->dcb->sync_period & WIDE_SYNC) ?
  1988. "words" : "bytes",
  1989. srb->total_xfer_length);
  1990. if (srb->dcb->sync_period & WIDE_SYNC)
  1991. DC395x_write8(acb, TRM_S1040_SCSI_CONFIG2,
  1992. CFG2_WIDEFIFO);
  1993. while (left_io) {
  1994. unsigned char *virt, *base = NULL;
  1995. unsigned long flags = 0;
  1996. size_t len = left_io;
  1997. size_t offset = srb->request_length - left_io;
  1998. local_irq_save(flags);
  1999. /* Assumption: it's inside one page as it's at most 4 bytes and
  2000. I just assume it's on a 4-byte boundary */
  2001. base = scsi_kmap_atomic_sg(scsi_sglist(srb->cmd),
  2002. srb->sg_count, &offset, &len);
  2003. virt = base + offset;
  2004. left_io -= len;
  2005. while (len) {
  2006. u8 byte;
  2007. byte = DC395x_read8(acb, TRM_S1040_SCSI_FIFO);
  2008. *virt++ = byte;
  2009. if (debug_enabled(DBG_PIO))
  2010. printk(" %02x", byte);
  2011. d_left_counter--;
  2012. sg_subtract_one(srb);
  2013. len--;
  2014. fc = DC395x_read8(acb, TRM_S1040_SCSI_FIFOCNT);
  2015. if (fc == 0x40) {
  2016. left_io = 0;
  2017. break;
  2018. }
  2019. }
  2020. WARN_ON((fc != 0x40) == !d_left_counter);
  2021. if (fc == 0x40 && (srb->dcb->sync_period & WIDE_SYNC)) {
  2022. /* Read the last byte ... */
  2023. if (srb->total_xfer_length > 0) {
  2024. u8 byte = DC395x_read8(acb, TRM_S1040_SCSI_FIFO);
  2025. *virt++ = byte;
  2026. srb->total_xfer_length--;
  2027. if (debug_enabled(DBG_PIO))
  2028. printk(" %02x", byte);
  2029. }
  2030. DC395x_write8(acb, TRM_S1040_SCSI_CONFIG2, 0);
  2031. }
  2032. scsi_kunmap_atomic_sg(base);
  2033. local_irq_restore(flags);
  2034. }
  2035. /*printk(" %08x", *(u32*)(bus_to_virt (addr))); */
  2036. /*srb->total_xfer_length = 0; */
  2037. if (debug_enabled(DBG_PIO))
  2038. printk("\n");
  2039. }
  2040. #endif /* DC395x_LASTPIO */
  2041. #if 0
  2042. /*
  2043. * KG: This was in DATAOUT. Does it also belong here?
  2044. * Nobody seems to know what counter and fifo_cnt count exactly ...
  2045. */
  2046. if (!(scsi_status & SCSIXFERDONE)) {
  2047. /*
  2048. * when data transfer from DMA FIFO to SCSI FIFO
  2049. * if there was some data left in SCSI FIFO
  2050. */
  2051. d_left_counter =
  2052. (u32)(DC395x_read8(acb, TRM_S1040_SCSI_FIFOCNT) &
  2053. 0x1F);
  2054. if (srb->dcb->sync_period & WIDE_SYNC)
  2055. d_left_counter <<= 1;
  2056. /*
  2057. * if WIDE scsi SCSI FIFOCNT unit is word !!!
  2058. * so need to *= 2
  2059. * KG: Seems to be correct ...
  2060. */
  2061. }
  2062. #endif
  2063. /* KG: This should not be needed any more! */
  2064. if (d_left_counter == 0
  2065. || (scsi_status & SCSIXFERCNT_2_ZERO)) {
  2066. #if 0
  2067. int ctr = 6000000;
  2068. u8 TempDMAstatus;
  2069. do {
  2070. TempDMAstatus =
  2071. DC395x_read8(acb, TRM_S1040_DMA_STATUS);
  2072. } while (!(TempDMAstatus & DMAXFERCOMP) && --ctr);
  2073. if (!ctr)
  2074. dprintkl(KERN_ERR,
  2075. "Deadlock in DataInPhase0 waiting for DMA!!\n");
  2076. srb->total_xfer_length = 0;
  2077. #endif
  2078. srb->total_xfer_length = d_left_counter;
  2079. } else { /* phase changed */
  2080. /*
  2081. * parsing the case:
  2082. * when a transfer not yet complete
  2083. * but be disconnected by target
  2084. * if transfer not yet complete
  2085. * there were some data residue in SCSI FIFO or
  2086. * SCSI transfer counter not empty
  2087. */
  2088. sg_update_list(srb, d_left_counter);
  2089. }
  2090. }
  2091. /* KG: The target may decide to disconnect: Empty FIFO before! */
  2092. if ((*pscsi_status & PHASEMASK) != PH_DATA_IN) {
  2093. cleanup_after_transfer(acb, srb);
  2094. }
  2095. }
  2096. static void data_in_phase1(struct AdapterCtlBlk *acb, struct ScsiReqBlk *srb,
  2097. u16 *pscsi_status)
  2098. {
  2099. dprintkdbg(DBG_0, "data_in_phase1: (0x%p) <%02i-%i>\n",
  2100. srb->cmd, srb->cmd->device->id, (u8)srb->cmd->device->lun);
  2101. data_io_transfer(acb, srb, XFERDATAIN);
  2102. }
  2103. static void data_io_transfer(struct AdapterCtlBlk *acb,
  2104. struct ScsiReqBlk *srb, u16 io_dir)
  2105. {
  2106. struct DeviceCtlBlk *dcb = srb->dcb;
  2107. u8 bval;
  2108. dprintkdbg(DBG_0,
  2109. "data_io_transfer: (0x%p) <%02i-%i> %c len=%i, sg=(%i/%i)\n",
  2110. srb->cmd, srb->cmd->device->id, (u8)srb->cmd->device->lun,
  2111. ((io_dir & DMACMD_DIR) ? 'r' : 'w'),
  2112. srb->total_xfer_length, srb->sg_index, srb->sg_count);
  2113. if (srb == acb->tmp_srb)
  2114. dprintkl(KERN_ERR, "data_io_transfer: Using tmp_srb!\n");
  2115. if (srb->sg_index >= srb->sg_count) {
  2116. /* can't happen? out of bounds error */
  2117. return;
  2118. }
  2119. if (srb->total_xfer_length > DC395x_LASTPIO) {
  2120. u8 dma_status = DC395x_read8(acb, TRM_S1040_DMA_STATUS);
  2121. /*
  2122. * KG: What should we do: Use SCSI Cmd 0x90/0x92?
  2123. * Maybe, even ABORTXFER would be appropriate
  2124. */
  2125. if (dma_status & XFERPENDING) {
  2126. dprintkl(KERN_DEBUG, "data_io_transfer: Xfer pending! "
  2127. "Expect trouble!\n");
  2128. dump_register_info(acb, dcb, srb);
  2129. DC395x_write8(acb, TRM_S1040_DMA_CONTROL, CLRXFIFO);
  2130. }
  2131. /* clear_fifo(acb, "IO"); */
  2132. /*
  2133. * load what physical address of Scatter/Gather list table
  2134. * want to be transfer
  2135. */
  2136. srb->state |= SRB_DATA_XFER;
  2137. DC395x_write32(acb, TRM_S1040_DMA_XHIGHADDR, 0);
  2138. if (scsi_sg_count(srb->cmd)) { /* with S/G */
  2139. io_dir |= DMACMD_SG;
  2140. DC395x_write32(acb, TRM_S1040_DMA_XLOWADDR,
  2141. srb->sg_bus_addr +
  2142. sizeof(struct SGentry) *
  2143. srb->sg_index);
  2144. /* load how many bytes in the sg list table */
  2145. DC395x_write32(acb, TRM_S1040_DMA_XCNT,
  2146. ((u32)(srb->sg_count -
  2147. srb->sg_index) << 3));
  2148. } else { /* without S/G */
  2149. io_dir &= ~DMACMD_SG;
  2150. DC395x_write32(acb, TRM_S1040_DMA_XLOWADDR,
  2151. srb->segment_x[0].address);
  2152. DC395x_write32(acb, TRM_S1040_DMA_XCNT,
  2153. srb->segment_x[0].length);
  2154. }
  2155. /* load total transfer length (24bits) max value 16Mbyte */
  2156. DC395x_write32(acb, TRM_S1040_SCSI_COUNTER,
  2157. srb->total_xfer_length);
  2158. DC395x_write16(acb, TRM_S1040_SCSI_CONTROL, DO_DATALATCH); /* it's important for atn stop */
  2159. if (io_dir & DMACMD_DIR) { /* read */
  2160. DC395x_write8(acb, TRM_S1040_SCSI_COMMAND,
  2161. SCMD_DMA_IN);
  2162. DC395x_write16(acb, TRM_S1040_DMA_COMMAND, io_dir);
  2163. } else {
  2164. DC395x_write16(acb, TRM_S1040_DMA_COMMAND, io_dir);
  2165. DC395x_write8(acb, TRM_S1040_SCSI_COMMAND,
  2166. SCMD_DMA_OUT);
  2167. }
  2168. }
  2169. #if DC395x_LASTPIO
  2170. else if (srb->total_xfer_length > 0) { /* The last four bytes: Do PIO */
  2171. /*
  2172. * load what physical address of Scatter/Gather list table
  2173. * want to be transfer
  2174. */
  2175. srb->state |= SRB_DATA_XFER;
  2176. /* load total transfer length (24bits) max value 16Mbyte */
  2177. DC395x_write32(acb, TRM_S1040_SCSI_COUNTER,
  2178. srb->total_xfer_length);
  2179. DC395x_write16(acb, TRM_S1040_SCSI_CONTROL, DO_DATALATCH); /* it's important for atn stop */
  2180. if (io_dir & DMACMD_DIR) { /* read */
  2181. DC395x_write8(acb, TRM_S1040_SCSI_COMMAND,
  2182. SCMD_FIFO_IN);
  2183. } else { /* write */
  2184. int ln = srb->total_xfer_length;
  2185. size_t left_io = srb->total_xfer_length;
  2186. if (srb->dcb->sync_period & WIDE_SYNC)
  2187. DC395x_write8(acb, TRM_S1040_SCSI_CONFIG2,
  2188. CFG2_WIDEFIFO);
  2189. while (left_io) {
  2190. unsigned char *virt, *base = NULL;
  2191. unsigned long flags = 0;
  2192. size_t len = left_io;
  2193. size_t offset = srb->request_length - left_io;
  2194. local_irq_save(flags);
  2195. /* Again, max 4 bytes */
  2196. base = scsi_kmap_atomic_sg(scsi_sglist(srb->cmd),
  2197. srb->sg_count, &offset, &len);
  2198. virt = base + offset;
  2199. left_io -= len;
  2200. while (len--) {
  2201. if (debug_enabled(DBG_PIO))
  2202. printk(" %02x", *virt);
  2203. DC395x_write8(acb, TRM_S1040_SCSI_FIFO, *virt++);
  2204. sg_subtract_one(srb);
  2205. }
  2206. scsi_kunmap_atomic_sg(base);
  2207. local_irq_restore(flags);
  2208. }
  2209. if (srb->dcb->sync_period & WIDE_SYNC) {
  2210. if (ln % 2) {
  2211. DC395x_write8(acb, TRM_S1040_SCSI_FIFO, 0);
  2212. if (debug_enabled(DBG_PIO))
  2213. printk(" |00");
  2214. }
  2215. DC395x_write8(acb, TRM_S1040_SCSI_CONFIG2, 0);
  2216. }
  2217. /*DC395x_write32(acb, TRM_S1040_SCSI_COUNTER, ln); */
  2218. if (debug_enabled(DBG_PIO))
  2219. printk("\n");
  2220. DC395x_write8(acb, TRM_S1040_SCSI_COMMAND,
  2221. SCMD_FIFO_OUT);
  2222. }
  2223. }
  2224. #endif /* DC395x_LASTPIO */
  2225. else { /* xfer pad */
  2226. u8 data = 0, data2 = 0;
  2227. if (srb->sg_count) {
  2228. srb->adapter_status = H_OVER_UNDER_RUN;
  2229. srb->status |= OVER_RUN;
  2230. }
  2231. /*
  2232. * KG: despite the fact that we are using 16 bits I/O ops
  2233. * the SCSI FIFO is only 8 bits according to the docs
  2234. * (we can set bit 1 in 0x8f to serialize FIFO access ...)
  2235. */
  2236. if (dcb->sync_period & WIDE_SYNC) {
  2237. DC395x_write32(acb, TRM_S1040_SCSI_COUNTER, 2);
  2238. DC395x_write8(acb, TRM_S1040_SCSI_CONFIG2,
  2239. CFG2_WIDEFIFO);
  2240. if (io_dir & DMACMD_DIR) {
  2241. data = DC395x_read8(acb, TRM_S1040_SCSI_FIFO);
  2242. data2 = DC395x_read8(acb, TRM_S1040_SCSI_FIFO);
  2243. } else {
  2244. /* Danger, Robinson: If you find KGs
  2245. * scattered over the wide disk, the driver
  2246. * or chip is to blame :-( */
  2247. DC395x_write8(acb, TRM_S1040_SCSI_FIFO, 'K');
  2248. DC395x_write8(acb, TRM_S1040_SCSI_FIFO, 'G');
  2249. }
  2250. DC395x_write8(acb, TRM_S1040_SCSI_CONFIG2, 0);
  2251. } else {
  2252. DC395x_write32(acb, TRM_S1040_SCSI_COUNTER, 1);
  2253. /* Danger, Robinson: If you find a collection of Ks on your disk
  2254. * something broke :-( */
  2255. if (io_dir & DMACMD_DIR)
  2256. data = DC395x_read8(acb, TRM_S1040_SCSI_FIFO);
  2257. else
  2258. DC395x_write8(acb, TRM_S1040_SCSI_FIFO, 'K');
  2259. }
  2260. srb->state |= SRB_XFERPAD;
  2261. DC395x_write16(acb, TRM_S1040_SCSI_CONTROL, DO_DATALATCH); /* it's important for atn stop */
  2262. /* SCSI command */
  2263. bval = (io_dir & DMACMD_DIR) ? SCMD_FIFO_IN : SCMD_FIFO_OUT;
  2264. DC395x_write8(acb, TRM_S1040_SCSI_COMMAND, bval);
  2265. }
  2266. }
  2267. static void status_phase0(struct AdapterCtlBlk *acb, struct ScsiReqBlk *srb,
  2268. u16 *pscsi_status)
  2269. {
  2270. dprintkdbg(DBG_0, "status_phase0: (0x%p) <%02i-%i>\n",
  2271. srb->cmd, srb->cmd->device->id, (u8)srb->cmd->device->lun);
  2272. srb->target_status = DC395x_read8(acb, TRM_S1040_SCSI_FIFO);
  2273. srb->end_message = DC395x_read8(acb, TRM_S1040_SCSI_FIFO); /* get message */
  2274. srb->state = SRB_COMPLETED;
  2275. *pscsi_status = PH_BUS_FREE; /*.. initial phase */
  2276. DC395x_write16(acb, TRM_S1040_SCSI_CONTROL, DO_DATALATCH); /* it's important for atn stop */
  2277. DC395x_write8(acb, TRM_S1040_SCSI_COMMAND, SCMD_MSGACCEPT);
  2278. }
  2279. static void status_phase1(struct AdapterCtlBlk *acb, struct ScsiReqBlk *srb,
  2280. u16 *pscsi_status)
  2281. {
  2282. dprintkdbg(DBG_0, "status_phase1: (0x%p) <%02i-%i>\n",
  2283. srb->cmd, srb->cmd->device->id, (u8)srb->cmd->device->lun);
  2284. srb->state = SRB_STATUS;
  2285. DC395x_write16(acb, TRM_S1040_SCSI_CONTROL, DO_DATALATCH); /* it's important for atn stop */
  2286. DC395x_write8(acb, TRM_S1040_SCSI_COMMAND, SCMD_COMP);
  2287. }
  2288. /* Check if the message is complete */
  2289. static inline u8 msgin_completed(u8 * msgbuf, u32 len)
  2290. {
  2291. if (*msgbuf == EXTENDED_MESSAGE) {
  2292. if (len < 2)
  2293. return 0;
  2294. if (len < msgbuf[1] + 2)
  2295. return 0;
  2296. } else if (*msgbuf >= 0x20 && *msgbuf <= 0x2f) /* two byte messages */
  2297. if (len < 2)
  2298. return 0;
  2299. return 1;
  2300. }
  2301. /* reject_msg */
  2302. static inline void msgin_reject(struct AdapterCtlBlk *acb,
  2303. struct ScsiReqBlk *srb)
  2304. {
  2305. srb->msgout_buf[0] = MESSAGE_REJECT;
  2306. srb->msg_count = 1;
  2307. DC395x_ENABLE_MSGOUT;
  2308. srb->state &= ~SRB_MSGIN;
  2309. srb->state |= SRB_MSGOUT;
  2310. dprintkl(KERN_INFO, "msgin_reject: 0x%02x <%02i-%i>\n",
  2311. srb->msgin_buf[0],
  2312. srb->dcb->target_id, srb->dcb->target_lun);
  2313. }
  2314. static struct ScsiReqBlk *msgin_qtag(struct AdapterCtlBlk *acb,
  2315. struct DeviceCtlBlk *dcb, u8 tag)
  2316. {
  2317. struct ScsiReqBlk *srb = NULL;
  2318. struct ScsiReqBlk *i;
  2319. dprintkdbg(DBG_0, "msgin_qtag: (0x%p) tag=%i srb=%p\n",
  2320. srb->cmd, tag, srb);
  2321. if (!(dcb->tag_mask & (1 << tag)))
  2322. dprintkl(KERN_DEBUG,
  2323. "msgin_qtag: tag_mask=0x%08x does not reserve tag %i!\n",
  2324. dcb->tag_mask, tag);
  2325. if (list_empty(&dcb->srb_going_list))
  2326. goto mingx0;
  2327. list_for_each_entry(i, &dcb->srb_going_list, list) {
  2328. if (i->tag_number == tag) {
  2329. srb = i;
  2330. break;
  2331. }
  2332. }
  2333. if (!srb)
  2334. goto mingx0;
  2335. dprintkdbg(DBG_0, "msgin_qtag: (0x%p) <%02i-%i>\n",
  2336. srb->cmd, srb->dcb->target_id, srb->dcb->target_lun);
  2337. if (dcb->flag & ABORT_DEV_) {
  2338. /*srb->state = SRB_ABORT_SENT; */
  2339. enable_msgout_abort(acb, srb);
  2340. }
  2341. if (!(srb->state & SRB_DISCONNECT))
  2342. goto mingx0;
  2343. memcpy(srb->msgin_buf, dcb->active_srb->msgin_buf, acb->msg_len);
  2344. srb->state |= dcb->active_srb->state;
  2345. srb->state |= SRB_DATA_XFER;
  2346. dcb->active_srb = srb;
  2347. /* How can we make the DORS happy? */
  2348. return srb;
  2349. mingx0:
  2350. srb = acb->tmp_srb;
  2351. srb->state = SRB_UNEXPECT_RESEL;
  2352. dcb->active_srb = srb;
  2353. srb->msgout_buf[0] = MSG_ABORT_TAG;
  2354. srb->msg_count = 1;
  2355. DC395x_ENABLE_MSGOUT;
  2356. dprintkl(KERN_DEBUG, "msgin_qtag: Unknown tag %i - abort\n", tag);
  2357. return srb;
  2358. }
  2359. static inline void reprogram_regs(struct AdapterCtlBlk *acb,
  2360. struct DeviceCtlBlk *dcb)
  2361. {
  2362. DC395x_write8(acb, TRM_S1040_SCSI_TARGETID, dcb->target_id);
  2363. DC395x_write8(acb, TRM_S1040_SCSI_SYNC, dcb->sync_period);
  2364. DC395x_write8(acb, TRM_S1040_SCSI_OFFSET, dcb->sync_offset);
  2365. set_xfer_rate(acb, dcb);
  2366. }
  2367. /* set async transfer mode */
  2368. static void msgin_set_async(struct AdapterCtlBlk *acb, struct ScsiReqBlk *srb)
  2369. {
  2370. struct DeviceCtlBlk *dcb = srb->dcb;
  2371. dprintkl(KERN_DEBUG, "msgin_set_async: No sync transfers <%02i-%i>\n",
  2372. dcb->target_id, dcb->target_lun);
  2373. dcb->sync_mode &= ~(SYNC_NEGO_ENABLE);
  2374. dcb->sync_mode |= SYNC_NEGO_DONE;
  2375. /*dcb->sync_period &= 0; */
  2376. dcb->sync_offset = 0;
  2377. dcb->min_nego_period = 200 >> 2; /* 200ns <=> 5 MHz */
  2378. srb->state &= ~SRB_DO_SYNC_NEGO;
  2379. reprogram_regs(acb, dcb);
  2380. if ((dcb->sync_mode & WIDE_NEGO_ENABLE)
  2381. && !(dcb->sync_mode & WIDE_NEGO_DONE)) {
  2382. build_wdtr(acb, dcb, srb);
  2383. DC395x_ENABLE_MSGOUT;
  2384. dprintkdbg(DBG_0, "msgin_set_async(rej): Try WDTR anyway\n");
  2385. }
  2386. }
  2387. /* set sync transfer mode */
  2388. static void msgin_set_sync(struct AdapterCtlBlk *acb, struct ScsiReqBlk *srb)
  2389. {
  2390. struct DeviceCtlBlk *dcb = srb->dcb;
  2391. u8 bval;
  2392. int fact;
  2393. dprintkdbg(DBG_1, "msgin_set_sync: <%02i> Sync: %ins "
  2394. "(%02i.%01i MHz) Offset %i\n",
  2395. dcb->target_id, srb->msgin_buf[3] << 2,
  2396. (250 / srb->msgin_buf[3]),
  2397. ((250 % srb->msgin_buf[3]) * 10) / srb->msgin_buf[3],
  2398. srb->msgin_buf[4]);
  2399. if (srb->msgin_buf[4] > 15)
  2400. srb->msgin_buf[4] = 15;
  2401. if (!(dcb->dev_mode & NTC_DO_SYNC_NEGO))
  2402. dcb->sync_offset = 0;
  2403. else if (dcb->sync_offset == 0)
  2404. dcb->sync_offset = srb->msgin_buf[4];
  2405. if (srb->msgin_buf[4] > dcb->sync_offset)
  2406. srb->msgin_buf[4] = dcb->sync_offset;
  2407. else
  2408. dcb->sync_offset = srb->msgin_buf[4];
  2409. bval = 0;
  2410. while (bval < 7 && (srb->msgin_buf[3] > clock_period[bval]
  2411. || dcb->min_nego_period >
  2412. clock_period[bval]))
  2413. bval++;
  2414. if (srb->msgin_buf[3] < clock_period[bval])
  2415. dprintkl(KERN_INFO,
  2416. "msgin_set_sync: Increase sync nego period to %ins\n",
  2417. clock_period[bval] << 2);
  2418. srb->msgin_buf[3] = clock_period[bval];
  2419. dcb->sync_period &= 0xf0;
  2420. dcb->sync_period |= ALT_SYNC | bval;
  2421. dcb->min_nego_period = srb->msgin_buf[3];
  2422. if (dcb->sync_period & WIDE_SYNC)
  2423. fact = 500;
  2424. else
  2425. fact = 250;
  2426. dprintkl(KERN_INFO,
  2427. "Target %02i: %s Sync: %ins Offset %i (%02i.%01i MB/s)\n",
  2428. dcb->target_id, (fact == 500) ? "Wide16" : "",
  2429. dcb->min_nego_period << 2, dcb->sync_offset,
  2430. (fact / dcb->min_nego_period),
  2431. ((fact % dcb->min_nego_period) * 10 +
  2432. dcb->min_nego_period / 2) / dcb->min_nego_period);
  2433. if (!(srb->state & SRB_DO_SYNC_NEGO)) {
  2434. /* Reply with corrected SDTR Message */
  2435. dprintkl(KERN_DEBUG, "msgin_set_sync: answer w/%ins %i\n",
  2436. srb->msgin_buf[3] << 2, srb->msgin_buf[4]);
  2437. memcpy(srb->msgout_buf, srb->msgin_buf, 5);
  2438. srb->msg_count = 5;
  2439. DC395x_ENABLE_MSGOUT;
  2440. dcb->sync_mode |= SYNC_NEGO_DONE;
  2441. } else {
  2442. if ((dcb->sync_mode & WIDE_NEGO_ENABLE)
  2443. && !(dcb->sync_mode & WIDE_NEGO_DONE)) {
  2444. build_wdtr(acb, dcb, srb);
  2445. DC395x_ENABLE_MSGOUT;
  2446. dprintkdbg(DBG_0, "msgin_set_sync: Also try WDTR\n");
  2447. }
  2448. }
  2449. srb->state &= ~SRB_DO_SYNC_NEGO;
  2450. dcb->sync_mode |= SYNC_NEGO_DONE | SYNC_NEGO_ENABLE;
  2451. reprogram_regs(acb, dcb);
  2452. }
  2453. static inline void msgin_set_nowide(struct AdapterCtlBlk *acb,
  2454. struct ScsiReqBlk *srb)
  2455. {
  2456. struct DeviceCtlBlk *dcb = srb->dcb;
  2457. dprintkdbg(DBG_1, "msgin_set_nowide: <%02i>\n", dcb->target_id);
  2458. dcb->sync_period &= ~WIDE_SYNC;
  2459. dcb->sync_mode &= ~(WIDE_NEGO_ENABLE);
  2460. dcb->sync_mode |= WIDE_NEGO_DONE;
  2461. srb->state &= ~SRB_DO_WIDE_NEGO;
  2462. reprogram_regs(acb, dcb);
  2463. if ((dcb->sync_mode & SYNC_NEGO_ENABLE)
  2464. && !(dcb->sync_mode & SYNC_NEGO_DONE)) {
  2465. build_sdtr(acb, dcb, srb);
  2466. DC395x_ENABLE_MSGOUT;
  2467. dprintkdbg(DBG_0, "msgin_set_nowide: Rejected. Try SDTR anyway\n");
  2468. }
  2469. }
  2470. static void msgin_set_wide(struct AdapterCtlBlk *acb, struct ScsiReqBlk *srb)
  2471. {
  2472. struct DeviceCtlBlk *dcb = srb->dcb;
  2473. u8 wide = (dcb->dev_mode & NTC_DO_WIDE_NEGO
  2474. && acb->config & HCC_WIDE_CARD) ? 1 : 0;
  2475. dprintkdbg(DBG_1, "msgin_set_wide: <%02i>\n", dcb->target_id);
  2476. if (srb->msgin_buf[3] > wide)
  2477. srb->msgin_buf[3] = wide;
  2478. /* Completed */
  2479. if (!(srb->state & SRB_DO_WIDE_NEGO)) {
  2480. dprintkl(KERN_DEBUG,
  2481. "msgin_set_wide: Wide nego initiated <%02i>\n",
  2482. dcb->target_id);
  2483. memcpy(srb->msgout_buf, srb->msgin_buf, 4);
  2484. srb->msg_count = 4;
  2485. srb->state |= SRB_DO_WIDE_NEGO;
  2486. DC395x_ENABLE_MSGOUT;
  2487. }
  2488. dcb->sync_mode |= (WIDE_NEGO_ENABLE | WIDE_NEGO_DONE);
  2489. if (srb->msgin_buf[3] > 0)
  2490. dcb->sync_period |= WIDE_SYNC;
  2491. else
  2492. dcb->sync_period &= ~WIDE_SYNC;
  2493. srb->state &= ~SRB_DO_WIDE_NEGO;
  2494. /*dcb->sync_mode &= ~(WIDE_NEGO_ENABLE+WIDE_NEGO_DONE); */
  2495. dprintkdbg(DBG_1,
  2496. "msgin_set_wide: Wide (%i bit) negotiated <%02i>\n",
  2497. (8 << srb->msgin_buf[3]), dcb->target_id);
  2498. reprogram_regs(acb, dcb);
  2499. if ((dcb->sync_mode & SYNC_NEGO_ENABLE)
  2500. && !(dcb->sync_mode & SYNC_NEGO_DONE)) {
  2501. build_sdtr(acb, dcb, srb);
  2502. DC395x_ENABLE_MSGOUT;
  2503. dprintkdbg(DBG_0, "msgin_set_wide: Also try SDTR.\n");
  2504. }
  2505. }
  2506. /*
  2507. * extended message codes:
  2508. *
  2509. * code description
  2510. *
  2511. * 02h Reserved
  2512. * 00h MODIFY DATA POINTER
  2513. * 01h SYNCHRONOUS DATA TRANSFER REQUEST
  2514. * 03h WIDE DATA TRANSFER REQUEST
  2515. * 04h - 7Fh Reserved
  2516. * 80h - FFh Vendor specific
  2517. */
  2518. static void msgin_phase0(struct AdapterCtlBlk *acb, struct ScsiReqBlk *srb,
  2519. u16 *pscsi_status)
  2520. {
  2521. struct DeviceCtlBlk *dcb = acb->active_dcb;
  2522. dprintkdbg(DBG_0, "msgin_phase0: (0x%p)\n", srb->cmd);
  2523. srb->msgin_buf[acb->msg_len++] = DC395x_read8(acb, TRM_S1040_SCSI_FIFO);
  2524. if (msgin_completed(srb->msgin_buf, acb->msg_len)) {
  2525. /* Now eval the msg */
  2526. switch (srb->msgin_buf[0]) {
  2527. case DISCONNECT:
  2528. srb->state = SRB_DISCONNECT;
  2529. break;
  2530. case SIMPLE_QUEUE_TAG:
  2531. case HEAD_OF_QUEUE_TAG:
  2532. case ORDERED_QUEUE_TAG:
  2533. srb =
  2534. msgin_qtag(acb, dcb,
  2535. srb->msgin_buf[1]);
  2536. break;
  2537. case MESSAGE_REJECT:
  2538. DC395x_write16(acb, TRM_S1040_SCSI_CONTROL,
  2539. DO_CLRATN | DO_DATALATCH);
  2540. /* A sync nego message was rejected ! */
  2541. if (srb->state & SRB_DO_SYNC_NEGO) {
  2542. msgin_set_async(acb, srb);
  2543. break;
  2544. }
  2545. /* A wide nego message was rejected ! */
  2546. if (srb->state & SRB_DO_WIDE_NEGO) {
  2547. msgin_set_nowide(acb, srb);
  2548. break;
  2549. }
  2550. enable_msgout_abort(acb, srb);
  2551. /*srb->state |= SRB_ABORT_SENT */
  2552. break;
  2553. case EXTENDED_MESSAGE:
  2554. /* SDTR */
  2555. if (srb->msgin_buf[1] == 3
  2556. && srb->msgin_buf[2] == EXTENDED_SDTR) {
  2557. msgin_set_sync(acb, srb);
  2558. break;
  2559. }
  2560. /* WDTR */
  2561. if (srb->msgin_buf[1] == 2
  2562. && srb->msgin_buf[2] == EXTENDED_WDTR
  2563. && srb->msgin_buf[3] <= 2) { /* sanity check ... */
  2564. msgin_set_wide(acb, srb);
  2565. break;
  2566. }
  2567. msgin_reject(acb, srb);
  2568. break;
  2569. case MSG_IGNOREWIDE:
  2570. /* Discard wide residual */
  2571. dprintkdbg(DBG_0, "msgin_phase0: Ignore Wide Residual!\n");
  2572. break;
  2573. case COMMAND_COMPLETE:
  2574. /* nothing has to be done */
  2575. break;
  2576. case SAVE_POINTERS:
  2577. /*
  2578. * SAVE POINTER may be ignored as we have the struct
  2579. * ScsiReqBlk* associated with the scsi command.
  2580. */
  2581. dprintkdbg(DBG_0, "msgin_phase0: (0x%p) "
  2582. "SAVE POINTER rem=%i Ignore\n",
  2583. srb->cmd, srb->total_xfer_length);
  2584. break;
  2585. case RESTORE_POINTERS:
  2586. dprintkdbg(DBG_0, "msgin_phase0: RESTORE POINTER. Ignore\n");
  2587. break;
  2588. case ABORT:
  2589. dprintkdbg(DBG_0, "msgin_phase0: (0x%p) "
  2590. "<%02i-%i> ABORT msg\n",
  2591. srb->cmd, dcb->target_id,
  2592. dcb->target_lun);
  2593. dcb->flag |= ABORT_DEV_;
  2594. enable_msgout_abort(acb, srb);
  2595. break;
  2596. default:
  2597. /* reject unknown messages */
  2598. if (srb->msgin_buf[0] & IDENTIFY_BASE) {
  2599. dprintkdbg(DBG_0, "msgin_phase0: Identify msg\n");
  2600. srb->msg_count = 1;
  2601. srb->msgout_buf[0] = dcb->identify_msg;
  2602. DC395x_ENABLE_MSGOUT;
  2603. srb->state |= SRB_MSGOUT;
  2604. /*break; */
  2605. }
  2606. msgin_reject(acb, srb);
  2607. }
  2608. /* Clear counter and MsgIn state */
  2609. srb->state &= ~SRB_MSGIN;
  2610. acb->msg_len = 0;
  2611. }
  2612. *pscsi_status = PH_BUS_FREE;
  2613. DC395x_write16(acb, TRM_S1040_SCSI_CONTROL, DO_DATALATCH); /* it's important ... you know! */
  2614. DC395x_write8(acb, TRM_S1040_SCSI_COMMAND, SCMD_MSGACCEPT);
  2615. }
  2616. static void msgin_phase1(struct AdapterCtlBlk *acb, struct ScsiReqBlk *srb,
  2617. u16 *pscsi_status)
  2618. {
  2619. dprintkdbg(DBG_0, "msgin_phase1: (0x%p)\n", srb->cmd);
  2620. clear_fifo(acb, "msgin_phase1");
  2621. DC395x_write32(acb, TRM_S1040_SCSI_COUNTER, 1);
  2622. if (!(srb->state & SRB_MSGIN)) {
  2623. srb->state &= ~SRB_DISCONNECT;
  2624. srb->state |= SRB_MSGIN;
  2625. }
  2626. DC395x_write16(acb, TRM_S1040_SCSI_CONTROL, DO_DATALATCH); /* it's important for atn stop */
  2627. /* SCSI command */
  2628. DC395x_write8(acb, TRM_S1040_SCSI_COMMAND, SCMD_FIFO_IN);
  2629. }
  2630. static void nop0(struct AdapterCtlBlk *acb, struct ScsiReqBlk *srb,
  2631. u16 *pscsi_status)
  2632. {
  2633. }
  2634. static void nop1(struct AdapterCtlBlk *acb, struct ScsiReqBlk *srb,
  2635. u16 *pscsi_status)
  2636. {
  2637. }
  2638. static void set_xfer_rate(struct AdapterCtlBlk *acb, struct DeviceCtlBlk *dcb)
  2639. {
  2640. struct DeviceCtlBlk *i;
  2641. /* set all lun device's period, offset */
  2642. if (dcb->identify_msg & 0x07)
  2643. return;
  2644. if (acb->scan_devices) {
  2645. current_sync_offset = dcb->sync_offset;
  2646. return;
  2647. }
  2648. list_for_each_entry(i, &acb->dcb_list, list)
  2649. if (i->target_id == dcb->target_id) {
  2650. i->sync_period = dcb->sync_period;
  2651. i->sync_offset = dcb->sync_offset;
  2652. i->sync_mode = dcb->sync_mode;
  2653. i->min_nego_period = dcb->min_nego_period;
  2654. }
  2655. }
  2656. static void disconnect(struct AdapterCtlBlk *acb)
  2657. {
  2658. struct DeviceCtlBlk *dcb = acb->active_dcb;
  2659. struct ScsiReqBlk *srb;
  2660. if (!dcb) {
  2661. dprintkl(KERN_ERR, "disconnect: No such device\n");
  2662. udelay(500);
  2663. /* Suspend queue for a while */
  2664. acb->last_reset =
  2665. jiffies + HZ / 2 +
  2666. HZ * acb->eeprom.delay_time;
  2667. clear_fifo(acb, "disconnectEx");
  2668. DC395x_write16(acb, TRM_S1040_SCSI_CONTROL, DO_HWRESELECT);
  2669. return;
  2670. }
  2671. srb = dcb->active_srb;
  2672. acb->active_dcb = NULL;
  2673. dprintkdbg(DBG_0, "disconnect: (0x%p)\n", srb->cmd);
  2674. srb->scsi_phase = PH_BUS_FREE; /* initial phase */
  2675. clear_fifo(acb, "disconnect");
  2676. DC395x_write16(acb, TRM_S1040_SCSI_CONTROL, DO_HWRESELECT);
  2677. if (srb->state & SRB_UNEXPECT_RESEL) {
  2678. dprintkl(KERN_ERR,
  2679. "disconnect: Unexpected reselection <%02i-%i>\n",
  2680. dcb->target_id, dcb->target_lun);
  2681. srb->state = 0;
  2682. waiting_process_next(acb);
  2683. } else if (srb->state & SRB_ABORT_SENT) {
  2684. dcb->flag &= ~ABORT_DEV_;
  2685. acb->last_reset = jiffies + HZ / 2 + 1;
  2686. dprintkl(KERN_ERR, "disconnect: SRB_ABORT_SENT\n");
  2687. doing_srb_done(acb, DID_ABORT, srb->cmd, 1);
  2688. waiting_process_next(acb);
  2689. } else {
  2690. if ((srb->state & (SRB_START_ + SRB_MSGOUT))
  2691. || !(srb->
  2692. state & (SRB_DISCONNECT + SRB_COMPLETED))) {
  2693. /*
  2694. * Selection time out
  2695. * SRB_START_ || SRB_MSGOUT || (!SRB_DISCONNECT && !SRB_COMPLETED)
  2696. */
  2697. /* Unexp. Disc / Sel Timeout */
  2698. if (srb->state != SRB_START_
  2699. && srb->state != SRB_MSGOUT) {
  2700. srb->state = SRB_READY;
  2701. dprintkl(KERN_DEBUG,
  2702. "disconnect: (0x%p) Unexpected\n",
  2703. srb->cmd);
  2704. srb->target_status = SCSI_STAT_SEL_TIMEOUT;
  2705. goto disc1;
  2706. } else {
  2707. /* Normal selection timeout */
  2708. dprintkdbg(DBG_KG, "disconnect: (0x%p) "
  2709. "<%02i-%i> SelTO\n", srb->cmd,
  2710. dcb->target_id, dcb->target_lun);
  2711. if (srb->retry_count++ > DC395x_MAX_RETRIES
  2712. || acb->scan_devices) {
  2713. srb->target_status =
  2714. SCSI_STAT_SEL_TIMEOUT;
  2715. goto disc1;
  2716. }
  2717. free_tag(dcb, srb);
  2718. srb_going_to_waiting_move(dcb, srb);
  2719. dprintkdbg(DBG_KG,
  2720. "disconnect: (0x%p) Retry\n",
  2721. srb->cmd);
  2722. waiting_set_timer(acb, HZ / 20);
  2723. }
  2724. } else if (srb->state & SRB_DISCONNECT) {
  2725. u8 bval = DC395x_read8(acb, TRM_S1040_SCSI_SIGNAL);
  2726. /*
  2727. * SRB_DISCONNECT (This is what we expect!)
  2728. */
  2729. if (bval & 0x40) {
  2730. dprintkdbg(DBG_0, "disconnect: SCSI bus stat "
  2731. " 0x%02x: ACK set! Other controllers?\n",
  2732. bval);
  2733. /* It could come from another initiator, therefore don't do much ! */
  2734. } else
  2735. waiting_process_next(acb);
  2736. } else if (srb->state & SRB_COMPLETED) {
  2737. disc1:
  2738. /*
  2739. ** SRB_COMPLETED
  2740. */
  2741. free_tag(dcb, srb);
  2742. dcb->active_srb = NULL;
  2743. srb->state = SRB_FREE;
  2744. srb_done(acb, dcb, srb);
  2745. }
  2746. }
  2747. }
  2748. static void reselect(struct AdapterCtlBlk *acb)
  2749. {
  2750. struct DeviceCtlBlk *dcb = acb->active_dcb;
  2751. struct ScsiReqBlk *srb = NULL;
  2752. u16 rsel_tar_lun_id;
  2753. u8 id, lun;
  2754. u8 arblostflag = 0;
  2755. dprintkdbg(DBG_0, "reselect: acb=%p\n", acb);
  2756. clear_fifo(acb, "reselect");
  2757. /*DC395x_write16(acb, TRM_S1040_SCSI_CONTROL, DO_HWRESELECT | DO_DATALATCH); */
  2758. /* Read Reselected Target ID and LUN */
  2759. rsel_tar_lun_id = DC395x_read16(acb, TRM_S1040_SCSI_TARGETID);
  2760. if (dcb) { /* Arbitration lost but Reselection win */
  2761. srb = dcb->active_srb;
  2762. if (!srb) {
  2763. dprintkl(KERN_DEBUG, "reselect: Arb lost Resel won, "
  2764. "but active_srb == NULL\n");
  2765. DC395x_write16(acb, TRM_S1040_SCSI_CONTROL, DO_DATALATCH); /* it's important for atn stop */
  2766. return;
  2767. }
  2768. /* Why the if ? */
  2769. if (!acb->scan_devices) {
  2770. dprintkdbg(DBG_KG, "reselect: (0x%p) <%02i-%i> "
  2771. "Arb lost but Resel win rsel=%i stat=0x%04x\n",
  2772. srb->cmd, dcb->target_id,
  2773. dcb->target_lun, rsel_tar_lun_id,
  2774. DC395x_read16(acb, TRM_S1040_SCSI_STATUS));
  2775. arblostflag = 1;
  2776. /*srb->state |= SRB_DISCONNECT; */
  2777. srb->state = SRB_READY;
  2778. free_tag(dcb, srb);
  2779. srb_going_to_waiting_move(dcb, srb);
  2780. waiting_set_timer(acb, HZ / 20);
  2781. /* return; */
  2782. }
  2783. }
  2784. /* Read Reselected Target Id and LUN */
  2785. if (!(rsel_tar_lun_id & (IDENTIFY_BASE << 8)))
  2786. dprintkl(KERN_DEBUG, "reselect: Expects identify msg. "
  2787. "Got %i!\n", rsel_tar_lun_id);
  2788. id = rsel_tar_lun_id & 0xff;
  2789. lun = (rsel_tar_lun_id >> 8) & 7;
  2790. dcb = find_dcb(acb, id, lun);
  2791. if (!dcb) {
  2792. dprintkl(KERN_ERR, "reselect: From non existent device "
  2793. "<%02i-%i>\n", id, lun);
  2794. DC395x_write16(acb, TRM_S1040_SCSI_CONTROL, DO_DATALATCH); /* it's important for atn stop */
  2795. return;
  2796. }
  2797. acb->active_dcb = dcb;
  2798. if (!(dcb->dev_mode & NTC_DO_DISCONNECT))
  2799. dprintkl(KERN_DEBUG, "reselect: in spite of forbidden "
  2800. "disconnection? <%02i-%i>\n",
  2801. dcb->target_id, dcb->target_lun);
  2802. if (dcb->sync_mode & EN_TAG_QUEUEING /*&& !arblostflag */) {
  2803. srb = acb->tmp_srb;
  2804. dcb->active_srb = srb;
  2805. } else {
  2806. /* There can be only one! */
  2807. srb = dcb->active_srb;
  2808. if (!srb || !(srb->state & SRB_DISCONNECT)) {
  2809. /*
  2810. * abort command
  2811. */
  2812. dprintkl(KERN_DEBUG,
  2813. "reselect: w/o disconnected cmds <%02i-%i>\n",
  2814. dcb->target_id, dcb->target_lun);
  2815. srb = acb->tmp_srb;
  2816. srb->state = SRB_UNEXPECT_RESEL;
  2817. dcb->active_srb = srb;
  2818. enable_msgout_abort(acb, srb);
  2819. } else {
  2820. if (dcb->flag & ABORT_DEV_) {
  2821. /*srb->state = SRB_ABORT_SENT; */
  2822. enable_msgout_abort(acb, srb);
  2823. } else
  2824. srb->state = SRB_DATA_XFER;
  2825. }
  2826. }
  2827. srb->scsi_phase = PH_BUS_FREE; /* initial phase */
  2828. /* Program HA ID, target ID, period and offset */
  2829. dprintkdbg(DBG_0, "reselect: select <%i>\n", dcb->target_id);
  2830. DC395x_write8(acb, TRM_S1040_SCSI_HOSTID, acb->scsi_host->this_id); /* host ID */
  2831. DC395x_write8(acb, TRM_S1040_SCSI_TARGETID, dcb->target_id); /* target ID */
  2832. DC395x_write8(acb, TRM_S1040_SCSI_OFFSET, dcb->sync_offset); /* offset */
  2833. DC395x_write8(acb, TRM_S1040_SCSI_SYNC, dcb->sync_period); /* sync period, wide */
  2834. DC395x_write16(acb, TRM_S1040_SCSI_CONTROL, DO_DATALATCH); /* it's important for atn stop */
  2835. /* SCSI command */
  2836. DC395x_write8(acb, TRM_S1040_SCSI_COMMAND, SCMD_MSGACCEPT);
  2837. }
  2838. static inline u8 tagq_blacklist(char *name)
  2839. {
  2840. #ifndef DC395x_NO_TAGQ
  2841. #if 0
  2842. u8 i;
  2843. for (i = 0; i < BADDEVCNT; i++)
  2844. if (memcmp(name, DC395x_baddevname1[i], 28) == 0)
  2845. return 1;
  2846. #endif
  2847. return 0;
  2848. #else
  2849. return 1;
  2850. #endif
  2851. }
  2852. static void disc_tagq_set(struct DeviceCtlBlk *dcb, struct ScsiInqData *ptr)
  2853. {
  2854. /* Check for SCSI format (ANSI and Response data format) */
  2855. if ((ptr->Vers & 0x07) >= 2 || (ptr->RDF & 0x0F) == 2) {
  2856. if ((ptr->Flags & SCSI_INQ_CMDQUEUE)
  2857. && (dcb->dev_mode & NTC_DO_TAG_QUEUEING) &&
  2858. /*(dcb->dev_mode & NTC_DO_DISCONNECT) */
  2859. /* ((dcb->dev_type == TYPE_DISK)
  2860. || (dcb->dev_type == TYPE_MOD)) && */
  2861. !tagq_blacklist(((char *)ptr) + 8)) {
  2862. if (dcb->max_command == 1)
  2863. dcb->max_command =
  2864. dcb->acb->tag_max_num;
  2865. dcb->sync_mode |= EN_TAG_QUEUEING;
  2866. /*dcb->tag_mask = 0; */
  2867. } else
  2868. dcb->max_command = 1;
  2869. }
  2870. }
  2871. static void add_dev(struct AdapterCtlBlk *acb, struct DeviceCtlBlk *dcb,
  2872. struct ScsiInqData *ptr)
  2873. {
  2874. u8 bval1 = ptr->DevType & SCSI_DEVTYPE;
  2875. dcb->dev_type = bval1;
  2876. /* if (bval1 == TYPE_DISK || bval1 == TYPE_MOD) */
  2877. disc_tagq_set(dcb, ptr);
  2878. }
  2879. /* unmap mapped pci regions from SRB */
  2880. static void pci_unmap_srb(struct AdapterCtlBlk *acb, struct ScsiReqBlk *srb)
  2881. {
  2882. struct scsi_cmnd *cmd = srb->cmd;
  2883. enum dma_data_direction dir = cmd->sc_data_direction;
  2884. if (scsi_sg_count(cmd) && dir != PCI_DMA_NONE) {
  2885. /* unmap DC395x SG list */
  2886. dprintkdbg(DBG_SG, "pci_unmap_srb: list=%08x(%05x)\n",
  2887. srb->sg_bus_addr, SEGMENTX_LEN);
  2888. pci_unmap_single(acb->dev, srb->sg_bus_addr,
  2889. SEGMENTX_LEN,
  2890. PCI_DMA_TODEVICE);
  2891. dprintkdbg(DBG_SG, "pci_unmap_srb: segs=%i buffer=%p\n",
  2892. scsi_sg_count(cmd), scsi_bufflen(cmd));
  2893. /* unmap the sg segments */
  2894. scsi_dma_unmap(cmd);
  2895. }
  2896. }
  2897. /* unmap mapped pci sense buffer from SRB */
  2898. static void pci_unmap_srb_sense(struct AdapterCtlBlk *acb,
  2899. struct ScsiReqBlk *srb)
  2900. {
  2901. if (!(srb->flag & AUTO_REQSENSE))
  2902. return;
  2903. /* Unmap sense buffer */
  2904. dprintkdbg(DBG_SG, "pci_unmap_srb_sense: buffer=%08x\n",
  2905. srb->segment_x[0].address);
  2906. pci_unmap_single(acb->dev, srb->segment_x[0].address,
  2907. srb->segment_x[0].length, PCI_DMA_FROMDEVICE);
  2908. /* Restore SG stuff */
  2909. srb->total_xfer_length = srb->xferred;
  2910. srb->segment_x[0].address =
  2911. srb->segment_x[DC395x_MAX_SG_LISTENTRY - 1].address;
  2912. srb->segment_x[0].length =
  2913. srb->segment_x[DC395x_MAX_SG_LISTENTRY - 1].length;
  2914. }
  2915. /*
  2916. * Complete execution of a SCSI command
  2917. * Signal completion to the generic SCSI driver
  2918. */
  2919. static void srb_done(struct AdapterCtlBlk *acb, struct DeviceCtlBlk *dcb,
  2920. struct ScsiReqBlk *srb)
  2921. {
  2922. u8 tempcnt, status;
  2923. struct scsi_cmnd *cmd = srb->cmd;
  2924. enum dma_data_direction dir = cmd->sc_data_direction;
  2925. int ckc_only = 1;
  2926. dprintkdbg(DBG_1, "srb_done: (0x%p) <%02i-%i>\n", srb->cmd,
  2927. srb->cmd->device->id, (u8)srb->cmd->device->lun);
  2928. dprintkdbg(DBG_SG, "srb_done: srb=%p sg=%i(%i/%i) buf=%p\n",
  2929. srb, scsi_sg_count(cmd), srb->sg_index, srb->sg_count,
  2930. scsi_sgtalbe(cmd));
  2931. status = srb->target_status;
  2932. if (srb->flag & AUTO_REQSENSE) {
  2933. dprintkdbg(DBG_0, "srb_done: AUTO_REQSENSE1\n");
  2934. pci_unmap_srb_sense(acb, srb);
  2935. /*
  2936. ** target status..........................
  2937. */
  2938. srb->flag &= ~AUTO_REQSENSE;
  2939. srb->adapter_status = 0;
  2940. srb->target_status = CHECK_CONDITION << 1;
  2941. if (debug_enabled(DBG_1)) {
  2942. switch (cmd->sense_buffer[2] & 0x0f) {
  2943. case NOT_READY:
  2944. dprintkl(KERN_DEBUG,
  2945. "ReqSense: NOT_READY cmnd=0x%02x <%02i-%i> stat=%i scan=%i ",
  2946. cmd->cmnd[0], dcb->target_id,
  2947. dcb->target_lun, status, acb->scan_devices);
  2948. break;
  2949. case UNIT_ATTENTION:
  2950. dprintkl(KERN_DEBUG,
  2951. "ReqSense: UNIT_ATTENTION cmnd=0x%02x <%02i-%i> stat=%i scan=%i ",
  2952. cmd->cmnd[0], dcb->target_id,
  2953. dcb->target_lun, status, acb->scan_devices);
  2954. break;
  2955. case ILLEGAL_REQUEST:
  2956. dprintkl(KERN_DEBUG,
  2957. "ReqSense: ILLEGAL_REQUEST cmnd=0x%02x <%02i-%i> stat=%i scan=%i ",
  2958. cmd->cmnd[0], dcb->target_id,
  2959. dcb->target_lun, status, acb->scan_devices);
  2960. break;
  2961. case MEDIUM_ERROR:
  2962. dprintkl(KERN_DEBUG,
  2963. "ReqSense: MEDIUM_ERROR cmnd=0x%02x <%02i-%i> stat=%i scan=%i ",
  2964. cmd->cmnd[0], dcb->target_id,
  2965. dcb->target_lun, status, acb->scan_devices);
  2966. break;
  2967. case HARDWARE_ERROR:
  2968. dprintkl(KERN_DEBUG,
  2969. "ReqSense: HARDWARE_ERROR cmnd=0x%02x <%02i-%i> stat=%i scan=%i ",
  2970. cmd->cmnd[0], dcb->target_id,
  2971. dcb->target_lun, status, acb->scan_devices);
  2972. break;
  2973. }
  2974. if (cmd->sense_buffer[7] >= 6)
  2975. printk("sense=0x%02x ASC=0x%02x ASCQ=0x%02x "
  2976. "(0x%08x 0x%08x)\n",
  2977. cmd->sense_buffer[2], cmd->sense_buffer[12],
  2978. cmd->sense_buffer[13],
  2979. *((unsigned int *)(cmd->sense_buffer + 3)),
  2980. *((unsigned int *)(cmd->sense_buffer + 8)));
  2981. else
  2982. printk("sense=0x%02x No ASC/ASCQ (0x%08x)\n",
  2983. cmd->sense_buffer[2],
  2984. *((unsigned int *)(cmd->sense_buffer + 3)));
  2985. }
  2986. if (status == (CHECK_CONDITION << 1)) {
  2987. cmd->result = DID_BAD_TARGET << 16;
  2988. goto ckc_e;
  2989. }
  2990. dprintkdbg(DBG_0, "srb_done: AUTO_REQSENSE2\n");
  2991. if (srb->total_xfer_length
  2992. && srb->total_xfer_length >= cmd->underflow)
  2993. cmd->result =
  2994. MK_RES_LNX(DRIVER_SENSE, DID_OK,
  2995. srb->end_message, CHECK_CONDITION);
  2996. /*SET_RES_DID(cmd->result,DID_OK) */
  2997. else
  2998. cmd->result =
  2999. MK_RES_LNX(DRIVER_SENSE, DID_OK,
  3000. srb->end_message, CHECK_CONDITION);
  3001. goto ckc_e;
  3002. }
  3003. /*************************************************************/
  3004. if (status) {
  3005. /*
  3006. * target status..........................
  3007. */
  3008. if (status_byte(status) == CHECK_CONDITION) {
  3009. request_sense(acb, dcb, srb);
  3010. return;
  3011. } else if (status_byte(status) == QUEUE_FULL) {
  3012. tempcnt = (u8)list_size(&dcb->srb_going_list);
  3013. dprintkl(KERN_INFO, "QUEUE_FULL for dev <%02i-%i> with %i cmnds\n",
  3014. dcb->target_id, dcb->target_lun, tempcnt);
  3015. if (tempcnt > 1)
  3016. tempcnt--;
  3017. dcb->max_command = tempcnt;
  3018. free_tag(dcb, srb);
  3019. srb_going_to_waiting_move(dcb, srb);
  3020. waiting_set_timer(acb, HZ / 20);
  3021. srb->adapter_status = 0;
  3022. srb->target_status = 0;
  3023. return;
  3024. } else if (status == SCSI_STAT_SEL_TIMEOUT) {
  3025. srb->adapter_status = H_SEL_TIMEOUT;
  3026. srb->target_status = 0;
  3027. cmd->result = DID_NO_CONNECT << 16;
  3028. } else {
  3029. srb->adapter_status = 0;
  3030. SET_RES_DID(cmd->result, DID_ERROR);
  3031. SET_RES_MSG(cmd->result, srb->end_message);
  3032. SET_RES_TARGET(cmd->result, status);
  3033. }
  3034. } else {
  3035. /*
  3036. ** process initiator status..........................
  3037. */
  3038. status = srb->adapter_status;
  3039. if (status & H_OVER_UNDER_RUN) {
  3040. srb->target_status = 0;
  3041. SET_RES_DID(cmd->result, DID_OK);
  3042. SET_RES_MSG(cmd->result, srb->end_message);
  3043. } else if (srb->status & PARITY_ERROR) {
  3044. SET_RES_DID(cmd->result, DID_PARITY);
  3045. SET_RES_MSG(cmd->result, srb->end_message);
  3046. } else { /* No error */
  3047. srb->adapter_status = 0;
  3048. srb->target_status = 0;
  3049. SET_RES_DID(cmd->result, DID_OK);
  3050. }
  3051. }
  3052. if (dir != PCI_DMA_NONE && scsi_sg_count(cmd))
  3053. pci_dma_sync_sg_for_cpu(acb->dev, scsi_sglist(cmd),
  3054. scsi_sg_count(cmd), dir);
  3055. ckc_only = 0;
  3056. /* Check Error Conditions */
  3057. ckc_e:
  3058. if (cmd->cmnd[0] == INQUIRY) {
  3059. unsigned char *base = NULL;
  3060. struct ScsiInqData *ptr;
  3061. unsigned long flags = 0;
  3062. struct scatterlist* sg = scsi_sglist(cmd);
  3063. size_t offset = 0, len = sizeof(struct ScsiInqData);
  3064. local_irq_save(flags);
  3065. base = scsi_kmap_atomic_sg(sg, scsi_sg_count(cmd), &offset, &len);
  3066. ptr = (struct ScsiInqData *)(base + offset);
  3067. if (!ckc_only && (cmd->result & RES_DID) == 0
  3068. && cmd->cmnd[2] == 0 && scsi_bufflen(cmd) >= 8
  3069. && dir != PCI_DMA_NONE && ptr && (ptr->Vers & 0x07) >= 2)
  3070. dcb->inquiry7 = ptr->Flags;
  3071. /*if( srb->cmd->cmnd[0] == INQUIRY && */
  3072. /* (host_byte(cmd->result) == DID_OK || status_byte(cmd->result) & CHECK_CONDITION) ) */
  3073. if ((cmd->result == (DID_OK << 16)
  3074. || status_byte(cmd->result) &
  3075. CHECK_CONDITION)) {
  3076. if (!dcb->init_tcq_flag) {
  3077. add_dev(acb, dcb, ptr);
  3078. dcb->init_tcq_flag = 1;
  3079. }
  3080. }
  3081. scsi_kunmap_atomic_sg(base);
  3082. local_irq_restore(flags);
  3083. }
  3084. /* Here is the info for Doug Gilbert's sg3 ... */
  3085. scsi_set_resid(cmd, srb->total_xfer_length);
  3086. /* This may be interpreted by sb. or not ... */
  3087. cmd->SCp.this_residual = srb->total_xfer_length;
  3088. cmd->SCp.buffers_residual = 0;
  3089. if (debug_enabled(DBG_KG)) {
  3090. if (srb->total_xfer_length)
  3091. dprintkdbg(DBG_KG, "srb_done: (0x%p) <%02i-%i> "
  3092. "cmnd=0x%02x Missed %i bytes\n",
  3093. cmd, cmd->device->id, (u8)cmd->device->lun,
  3094. cmd->cmnd[0], srb->total_xfer_length);
  3095. }
  3096. srb_going_remove(dcb, srb);
  3097. /* Add to free list */
  3098. if (srb == acb->tmp_srb)
  3099. dprintkl(KERN_ERR, "srb_done: ERROR! Completed cmd with tmp_srb\n");
  3100. else {
  3101. dprintkdbg(DBG_0, "srb_done: (0x%p) done result=0x%08x\n",
  3102. cmd, cmd->result);
  3103. srb_free_insert(acb, srb);
  3104. }
  3105. pci_unmap_srb(acb, srb);
  3106. cmd->scsi_done(cmd);
  3107. waiting_process_next(acb);
  3108. }
  3109. /* abort all cmds in our queues */
  3110. static void doing_srb_done(struct AdapterCtlBlk *acb, u8 did_flag,
  3111. struct scsi_cmnd *cmd, u8 force)
  3112. {
  3113. struct DeviceCtlBlk *dcb;
  3114. dprintkl(KERN_INFO, "doing_srb_done: pids ");
  3115. list_for_each_entry(dcb, &acb->dcb_list, list) {
  3116. struct ScsiReqBlk *srb;
  3117. struct ScsiReqBlk *tmp;
  3118. struct scsi_cmnd *p;
  3119. list_for_each_entry_safe(srb, tmp, &dcb->srb_going_list, list) {
  3120. enum dma_data_direction dir;
  3121. int result;
  3122. p = srb->cmd;
  3123. dir = p->sc_data_direction;
  3124. result = MK_RES(0, did_flag, 0, 0);
  3125. printk("G:%p(%02i-%i) ", p,
  3126. p->device->id, (u8)p->device->lun);
  3127. srb_going_remove(dcb, srb);
  3128. free_tag(dcb, srb);
  3129. srb_free_insert(acb, srb);
  3130. p->result = result;
  3131. pci_unmap_srb_sense(acb, srb);
  3132. pci_unmap_srb(acb, srb);
  3133. if (force) {
  3134. /* For new EH, we normally don't need to give commands back,
  3135. * as they all complete or all time out */
  3136. p->scsi_done(p);
  3137. }
  3138. }
  3139. if (!list_empty(&dcb->srb_going_list))
  3140. dprintkl(KERN_DEBUG,
  3141. "How could the ML send cmnds to the Going queue? <%02i-%i>\n",
  3142. dcb->target_id, dcb->target_lun);
  3143. if (dcb->tag_mask)
  3144. dprintkl(KERN_DEBUG,
  3145. "tag_mask for <%02i-%i> should be empty, is %08x!\n",
  3146. dcb->target_id, dcb->target_lun,
  3147. dcb->tag_mask);
  3148. /* Waiting queue */
  3149. list_for_each_entry_safe(srb, tmp, &dcb->srb_waiting_list, list) {
  3150. int result;
  3151. p = srb->cmd;
  3152. result = MK_RES(0, did_flag, 0, 0);
  3153. printk("W:%p<%02i-%i>", p, p->device->id,
  3154. (u8)p->device->lun);
  3155. srb_waiting_remove(dcb, srb);
  3156. srb_free_insert(acb, srb);
  3157. p->result = result;
  3158. pci_unmap_srb_sense(acb, srb);
  3159. pci_unmap_srb(acb, srb);
  3160. if (force) {
  3161. /* For new EH, we normally don't need to give commands back,
  3162. * as they all complete or all time out */
  3163. cmd->scsi_done(cmd);
  3164. }
  3165. }
  3166. if (!list_empty(&dcb->srb_waiting_list))
  3167. dprintkl(KERN_DEBUG, "ML queued %i cmnds again to <%02i-%i>\n",
  3168. list_size(&dcb->srb_waiting_list), dcb->target_id,
  3169. dcb->target_lun);
  3170. dcb->flag &= ~ABORT_DEV_;
  3171. }
  3172. printk("\n");
  3173. }
  3174. static void reset_scsi_bus(struct AdapterCtlBlk *acb)
  3175. {
  3176. dprintkdbg(DBG_0, "reset_scsi_bus: acb=%p\n", acb);
  3177. acb->acb_flag |= RESET_DEV; /* RESET_DETECT, RESET_DONE, RESET_DEV */
  3178. DC395x_write16(acb, TRM_S1040_SCSI_CONTROL, DO_RSTSCSI);
  3179. while (!(DC395x_read8(acb, TRM_S1040_SCSI_INTSTATUS) & INT_SCSIRESET))
  3180. /* nothing */;
  3181. }
  3182. static void set_basic_config(struct AdapterCtlBlk *acb)
  3183. {
  3184. u8 bval;
  3185. u16 wval;
  3186. DC395x_write8(acb, TRM_S1040_SCSI_TIMEOUT, acb->sel_timeout);
  3187. if (acb->config & HCC_PARITY)
  3188. bval = PHASELATCH | INITIATOR | BLOCKRST | PARITYCHECK;
  3189. else
  3190. bval = PHASELATCH | INITIATOR | BLOCKRST;
  3191. DC395x_write8(acb, TRM_S1040_SCSI_CONFIG0, bval);
  3192. /* program configuration 1: Act_Neg (+ Act_Neg_Enh? + Fast_Filter? + DataDis?) */
  3193. DC395x_write8(acb, TRM_S1040_SCSI_CONFIG1, 0x03); /* was 0x13: default */
  3194. /* program Host ID */
  3195. DC395x_write8(acb, TRM_S1040_SCSI_HOSTID, acb->scsi_host->this_id);
  3196. /* set ansynchronous transfer */
  3197. DC395x_write8(acb, TRM_S1040_SCSI_OFFSET, 0x00);
  3198. /* Turn LED control off */
  3199. wval = DC395x_read16(acb, TRM_S1040_GEN_CONTROL) & 0x7F;
  3200. DC395x_write16(acb, TRM_S1040_GEN_CONTROL, wval);
  3201. /* DMA config */
  3202. wval = DC395x_read16(acb, TRM_S1040_DMA_CONFIG) & ~DMA_FIFO_CTRL;
  3203. wval |=
  3204. DMA_FIFO_HALF_HALF | DMA_ENHANCE /*| DMA_MEM_MULTI_READ */ ;
  3205. DC395x_write16(acb, TRM_S1040_DMA_CONFIG, wval);
  3206. /* Clear pending interrupt status */
  3207. DC395x_read8(acb, TRM_S1040_SCSI_INTSTATUS);
  3208. /* Enable SCSI interrupt */
  3209. DC395x_write8(acb, TRM_S1040_SCSI_INTEN, 0x7F);
  3210. DC395x_write8(acb, TRM_S1040_DMA_INTEN, EN_SCSIINTR | EN_DMAXFERERROR
  3211. /*| EN_DMAXFERABORT | EN_DMAXFERCOMP | EN_FORCEDMACOMP */
  3212. );
  3213. }
  3214. static void scsi_reset_detect(struct AdapterCtlBlk *acb)
  3215. {
  3216. dprintkl(KERN_INFO, "scsi_reset_detect: acb=%p\n", acb);
  3217. /* delay half a second */
  3218. if (timer_pending(&acb->waiting_timer))
  3219. del_timer(&acb->waiting_timer);
  3220. DC395x_write8(acb, TRM_S1040_SCSI_CONTROL, DO_RSTMODULE);
  3221. DC395x_write8(acb, TRM_S1040_DMA_CONTROL, DMARESETMODULE);
  3222. /*DC395x_write8(acb, TRM_S1040_DMA_CONTROL,STOPDMAXFER); */
  3223. udelay(500);
  3224. /* Maybe we locked up the bus? Then lets wait even longer ... */
  3225. acb->last_reset =
  3226. jiffies + 5 * HZ / 2 +
  3227. HZ * acb->eeprom.delay_time;
  3228. clear_fifo(acb, "scsi_reset_detect");
  3229. set_basic_config(acb);
  3230. /*1.25 */
  3231. /*DC395x_write16(acb, TRM_S1040_SCSI_CONTROL, DO_HWRESELECT); */
  3232. if (acb->acb_flag & RESET_DEV) { /* RESET_DETECT, RESET_DONE, RESET_DEV */
  3233. acb->acb_flag |= RESET_DONE;
  3234. } else {
  3235. acb->acb_flag |= RESET_DETECT;
  3236. reset_dev_param(acb);
  3237. doing_srb_done(acb, DID_RESET, NULL, 1);
  3238. /*DC395x_RecoverSRB( acb ); */
  3239. acb->active_dcb = NULL;
  3240. acb->acb_flag = 0;
  3241. waiting_process_next(acb);
  3242. }
  3243. }
  3244. static void request_sense(struct AdapterCtlBlk *acb, struct DeviceCtlBlk *dcb,
  3245. struct ScsiReqBlk *srb)
  3246. {
  3247. struct scsi_cmnd *cmd = srb->cmd;
  3248. dprintkdbg(DBG_1, "request_sense: (0x%p) <%02i-%i>\n",
  3249. cmd, cmd->device->id, (u8)cmd->device->lun);
  3250. srb->flag |= AUTO_REQSENSE;
  3251. srb->adapter_status = 0;
  3252. srb->target_status = 0;
  3253. /* KG: Can this prevent crap sense data ? */
  3254. memset(cmd->sense_buffer, 0, SCSI_SENSE_BUFFERSIZE);
  3255. /* Save some data */
  3256. srb->segment_x[DC395x_MAX_SG_LISTENTRY - 1].address =
  3257. srb->segment_x[0].address;
  3258. srb->segment_x[DC395x_MAX_SG_LISTENTRY - 1].length =
  3259. srb->segment_x[0].length;
  3260. srb->xferred = srb->total_xfer_length;
  3261. /* srb->segment_x : a one entry of S/G list table */
  3262. srb->total_xfer_length = SCSI_SENSE_BUFFERSIZE;
  3263. srb->segment_x[0].length = SCSI_SENSE_BUFFERSIZE;
  3264. /* Map sense buffer */
  3265. srb->segment_x[0].address =
  3266. pci_map_single(acb->dev, cmd->sense_buffer,
  3267. SCSI_SENSE_BUFFERSIZE, PCI_DMA_FROMDEVICE);
  3268. dprintkdbg(DBG_SG, "request_sense: map buffer %p->%08x(%05x)\n",
  3269. cmd->sense_buffer, srb->segment_x[0].address,
  3270. SCSI_SENSE_BUFFERSIZE);
  3271. srb->sg_count = 1;
  3272. srb->sg_index = 0;
  3273. if (start_scsi(acb, dcb, srb)) { /* Should only happen, if sb. else grabs the bus */
  3274. dprintkl(KERN_DEBUG,
  3275. "request_sense: (0x%p) failed <%02i-%i>\n",
  3276. srb->cmd, dcb->target_id, dcb->target_lun);
  3277. srb_going_to_waiting_move(dcb, srb);
  3278. waiting_set_timer(acb, HZ / 100);
  3279. }
  3280. }
  3281. /**
  3282. * device_alloc - Allocate a new device instance. This create the
  3283. * devices instance and sets up all the data items. The adapter
  3284. * instance is required to obtain confiuration information for this
  3285. * device. This does *not* add this device to the adapters device
  3286. * list.
  3287. *
  3288. * @acb: The adapter to obtain configuration information from.
  3289. * @target: The target for the new device.
  3290. * @lun: The lun for the new device.
  3291. *
  3292. * Return the new device if successful or NULL on failure.
  3293. **/
  3294. static struct DeviceCtlBlk *device_alloc(struct AdapterCtlBlk *acb,
  3295. u8 target, u8 lun)
  3296. {
  3297. struct NvRamType *eeprom = &acb->eeprom;
  3298. u8 period_index = eeprom->target[target].period & 0x07;
  3299. struct DeviceCtlBlk *dcb;
  3300. dcb = kmalloc(sizeof(struct DeviceCtlBlk), GFP_ATOMIC);
  3301. dprintkdbg(DBG_0, "device_alloc: <%02i-%i>\n", target, lun);
  3302. if (!dcb)
  3303. return NULL;
  3304. dcb->acb = NULL;
  3305. INIT_LIST_HEAD(&dcb->srb_going_list);
  3306. INIT_LIST_HEAD(&dcb->srb_waiting_list);
  3307. dcb->active_srb = NULL;
  3308. dcb->tag_mask = 0;
  3309. dcb->max_command = 1;
  3310. dcb->target_id = target;
  3311. dcb->target_lun = lun;
  3312. dcb->dev_mode = eeprom->target[target].cfg0;
  3313. #ifndef DC395x_NO_DISCONNECT
  3314. dcb->identify_msg =
  3315. IDENTIFY(dcb->dev_mode & NTC_DO_DISCONNECT, lun);
  3316. #else
  3317. dcb->identify_msg = IDENTIFY(0, lun);
  3318. #endif
  3319. dcb->inquiry7 = 0;
  3320. dcb->sync_mode = 0;
  3321. dcb->min_nego_period = clock_period[period_index];
  3322. dcb->sync_period = 0;
  3323. dcb->sync_offset = 0;
  3324. dcb->flag = 0;
  3325. #ifndef DC395x_NO_WIDE
  3326. if ((dcb->dev_mode & NTC_DO_WIDE_NEGO)
  3327. && (acb->config & HCC_WIDE_CARD))
  3328. dcb->sync_mode |= WIDE_NEGO_ENABLE;
  3329. #endif
  3330. #ifndef DC395x_NO_SYNC
  3331. if (dcb->dev_mode & NTC_DO_SYNC_NEGO)
  3332. if (!(lun) || current_sync_offset)
  3333. dcb->sync_mode |= SYNC_NEGO_ENABLE;
  3334. #endif
  3335. if (dcb->target_lun != 0) {
  3336. /* Copy settings */
  3337. struct DeviceCtlBlk *p;
  3338. list_for_each_entry(p, &acb->dcb_list, list)
  3339. if (p->target_id == dcb->target_id)
  3340. break;
  3341. dprintkdbg(DBG_1,
  3342. "device_alloc: <%02i-%i> copy from <%02i-%i>\n",
  3343. dcb->target_id, dcb->target_lun,
  3344. p->target_id, p->target_lun);
  3345. dcb->sync_mode = p->sync_mode;
  3346. dcb->sync_period = p->sync_period;
  3347. dcb->min_nego_period = p->min_nego_period;
  3348. dcb->sync_offset = p->sync_offset;
  3349. dcb->inquiry7 = p->inquiry7;
  3350. }
  3351. return dcb;
  3352. }
  3353. /**
  3354. * adapter_add_device - Adds the device instance to the adaptor instance.
  3355. *
  3356. * @acb: The adapter device to be updated
  3357. * @dcb: A newly created and initialised device instance to add.
  3358. **/
  3359. static void adapter_add_device(struct AdapterCtlBlk *acb,
  3360. struct DeviceCtlBlk *dcb)
  3361. {
  3362. /* backpointer to adapter */
  3363. dcb->acb = acb;
  3364. /* set run_robin to this device if it is currently empty */
  3365. if (list_empty(&acb->dcb_list))
  3366. acb->dcb_run_robin = dcb;
  3367. /* add device to list */
  3368. list_add_tail(&dcb->list, &acb->dcb_list);
  3369. /* update device maps */
  3370. acb->dcb_map[dcb->target_id] |= (1 << dcb->target_lun);
  3371. acb->children[dcb->target_id][dcb->target_lun] = dcb;
  3372. }
  3373. /**
  3374. * adapter_remove_device - Removes the device instance from the adaptor
  3375. * instance. The device instance is not check in any way or freed by this.
  3376. * The caller is expected to take care of that. This will simply remove the
  3377. * device from the adapters data strcutures.
  3378. *
  3379. * @acb: The adapter device to be updated
  3380. * @dcb: A device that has previously been added to the adapter.
  3381. **/
  3382. static void adapter_remove_device(struct AdapterCtlBlk *acb,
  3383. struct DeviceCtlBlk *dcb)
  3384. {
  3385. struct DeviceCtlBlk *i;
  3386. struct DeviceCtlBlk *tmp;
  3387. dprintkdbg(DBG_0, "adapter_remove_device: <%02i-%i>\n",
  3388. dcb->target_id, dcb->target_lun);
  3389. /* fix up any pointers to this device that we have in the adapter */
  3390. if (acb->active_dcb == dcb)
  3391. acb->active_dcb = NULL;
  3392. if (acb->dcb_run_robin == dcb)
  3393. acb->dcb_run_robin = dcb_get_next(&acb->dcb_list, dcb);
  3394. /* unlink from list */
  3395. list_for_each_entry_safe(i, tmp, &acb->dcb_list, list)
  3396. if (dcb == i) {
  3397. list_del(&i->list);
  3398. break;
  3399. }
  3400. /* clear map and children */
  3401. acb->dcb_map[dcb->target_id] &= ~(1 << dcb->target_lun);
  3402. acb->children[dcb->target_id][dcb->target_lun] = NULL;
  3403. dcb->acb = NULL;
  3404. }
  3405. /**
  3406. * adapter_remove_and_free_device - Removes a single device from the adapter
  3407. * and then frees the device information.
  3408. *
  3409. * @acb: The adapter device to be updated
  3410. * @dcb: A device that has previously been added to the adapter.
  3411. */
  3412. static void adapter_remove_and_free_device(struct AdapterCtlBlk *acb,
  3413. struct DeviceCtlBlk *dcb)
  3414. {
  3415. if (list_size(&dcb->srb_going_list) > 1) {
  3416. dprintkdbg(DBG_1, "adapter_remove_and_free_device: <%02i-%i> "
  3417. "Won't remove because of %i active requests.\n",
  3418. dcb->target_id, dcb->target_lun,
  3419. list_size(&dcb->srb_going_list));
  3420. return;
  3421. }
  3422. adapter_remove_device(acb, dcb);
  3423. kfree(dcb);
  3424. }
  3425. /**
  3426. * adapter_remove_and_free_all_devices - Removes and frees all of the
  3427. * devices associated with the specified adapter.
  3428. *
  3429. * @acb: The adapter from which all devices should be removed.
  3430. **/
  3431. static void adapter_remove_and_free_all_devices(struct AdapterCtlBlk* acb)
  3432. {
  3433. struct DeviceCtlBlk *dcb;
  3434. struct DeviceCtlBlk *tmp;
  3435. dprintkdbg(DBG_1, "adapter_remove_and_free_all_devices: num=%i\n",
  3436. list_size(&acb->dcb_list));
  3437. list_for_each_entry_safe(dcb, tmp, &acb->dcb_list, list)
  3438. adapter_remove_and_free_device(acb, dcb);
  3439. }
  3440. /**
  3441. * dc395x_slave_alloc - Called by the scsi mid layer to tell us about a new
  3442. * scsi device that we need to deal with. We allocate a new device and then
  3443. * insert that device into the adapters device list.
  3444. *
  3445. * @scsi_device: The new scsi device that we need to handle.
  3446. **/
  3447. static int dc395x_slave_alloc(struct scsi_device *scsi_device)
  3448. {
  3449. struct AdapterCtlBlk *acb = (struct AdapterCtlBlk *)scsi_device->host->hostdata;
  3450. struct DeviceCtlBlk *dcb;
  3451. dcb = device_alloc(acb, scsi_device->id, scsi_device->lun);
  3452. if (!dcb)
  3453. return -ENOMEM;
  3454. adapter_add_device(acb, dcb);
  3455. return 0;
  3456. }
  3457. /**
  3458. * dc395x_slave_destroy - Called by the scsi mid layer to tell us about a
  3459. * device that is going away.
  3460. *
  3461. * @scsi_device: The new scsi device that we need to handle.
  3462. **/
  3463. static void dc395x_slave_destroy(struct scsi_device *scsi_device)
  3464. {
  3465. struct AdapterCtlBlk *acb = (struct AdapterCtlBlk *)scsi_device->host->hostdata;
  3466. struct DeviceCtlBlk *dcb = find_dcb(acb, scsi_device->id, scsi_device->lun);
  3467. if (dcb)
  3468. adapter_remove_and_free_device(acb, dcb);
  3469. }
  3470. /**
  3471. * trms1040_wait_30us: wait for 30 us
  3472. *
  3473. * Waits for 30us (using the chip by the looks of it..)
  3474. *
  3475. * @io_port: base I/O address
  3476. **/
  3477. static void trms1040_wait_30us(unsigned long io_port)
  3478. {
  3479. /* ScsiPortStallExecution(30); wait 30 us */
  3480. outb(5, io_port + TRM_S1040_GEN_TIMER);
  3481. while (!(inb(io_port + TRM_S1040_GEN_STATUS) & GTIMEOUT))
  3482. /* nothing */ ;
  3483. }
  3484. /**
  3485. * trms1040_write_cmd - write the secified command and address to
  3486. * chip
  3487. *
  3488. * @io_port: base I/O address
  3489. * @cmd: SB + op code (command) to send
  3490. * @addr: address to send
  3491. **/
  3492. static void trms1040_write_cmd(unsigned long io_port, u8 cmd, u8 addr)
  3493. {
  3494. int i;
  3495. u8 send_data;
  3496. /* program SB + OP code */
  3497. for (i = 0; i < 3; i++, cmd <<= 1) {
  3498. send_data = NVR_SELECT;
  3499. if (cmd & 0x04) /* Start from bit 2 */
  3500. send_data |= NVR_BITOUT;
  3501. outb(send_data, io_port + TRM_S1040_GEN_NVRAM);
  3502. trms1040_wait_30us(io_port);
  3503. outb((send_data | NVR_CLOCK),
  3504. io_port + TRM_S1040_GEN_NVRAM);
  3505. trms1040_wait_30us(io_port);
  3506. }
  3507. /* send address */
  3508. for (i = 0; i < 7; i++, addr <<= 1) {
  3509. send_data = NVR_SELECT;
  3510. if (addr & 0x40) /* Start from bit 6 */
  3511. send_data |= NVR_BITOUT;
  3512. outb(send_data, io_port + TRM_S1040_GEN_NVRAM);
  3513. trms1040_wait_30us(io_port);
  3514. outb((send_data | NVR_CLOCK),
  3515. io_port + TRM_S1040_GEN_NVRAM);
  3516. trms1040_wait_30us(io_port);
  3517. }
  3518. outb(NVR_SELECT, io_port + TRM_S1040_GEN_NVRAM);
  3519. trms1040_wait_30us(io_port);
  3520. }
  3521. /**
  3522. * trms1040_set_data - store a single byte in the eeprom
  3523. *
  3524. * Called from write all to write a single byte into the SSEEPROM
  3525. * Which is done one bit at a time.
  3526. *
  3527. * @io_port: base I/O address
  3528. * @addr: offset into EEPROM
  3529. * @byte: bytes to write
  3530. **/
  3531. static void trms1040_set_data(unsigned long io_port, u8 addr, u8 byte)
  3532. {
  3533. int i;
  3534. u8 send_data;
  3535. /* Send write command & address */
  3536. trms1040_write_cmd(io_port, 0x05, addr);
  3537. /* Write data */
  3538. for (i = 0; i < 8; i++, byte <<= 1) {
  3539. send_data = NVR_SELECT;
  3540. if (byte & 0x80) /* Start from bit 7 */
  3541. send_data |= NVR_BITOUT;
  3542. outb(send_data, io_port + TRM_S1040_GEN_NVRAM);
  3543. trms1040_wait_30us(io_port);
  3544. outb((send_data | NVR_CLOCK), io_port + TRM_S1040_GEN_NVRAM);
  3545. trms1040_wait_30us(io_port);
  3546. }
  3547. outb(NVR_SELECT, io_port + TRM_S1040_GEN_NVRAM);
  3548. trms1040_wait_30us(io_port);
  3549. /* Disable chip select */
  3550. outb(0, io_port + TRM_S1040_GEN_NVRAM);
  3551. trms1040_wait_30us(io_port);
  3552. outb(NVR_SELECT, io_port + TRM_S1040_GEN_NVRAM);
  3553. trms1040_wait_30us(io_port);
  3554. /* Wait for write ready */
  3555. while (1) {
  3556. outb((NVR_SELECT | NVR_CLOCK), io_port + TRM_S1040_GEN_NVRAM);
  3557. trms1040_wait_30us(io_port);
  3558. outb(NVR_SELECT, io_port + TRM_S1040_GEN_NVRAM);
  3559. trms1040_wait_30us(io_port);
  3560. if (inb(io_port + TRM_S1040_GEN_NVRAM) & NVR_BITIN)
  3561. break;
  3562. }
  3563. /* Disable chip select */
  3564. outb(0, io_port + TRM_S1040_GEN_NVRAM);
  3565. }
  3566. /**
  3567. * trms1040_write_all - write 128 bytes to the eeprom
  3568. *
  3569. * Write the supplied 128 bytes to the chips SEEPROM
  3570. *
  3571. * @eeprom: the data to write
  3572. * @io_port: the base io port
  3573. **/
  3574. static void trms1040_write_all(struct NvRamType *eeprom, unsigned long io_port)
  3575. {
  3576. u8 *b_eeprom = (u8 *)eeprom;
  3577. u8 addr;
  3578. /* Enable SEEPROM */
  3579. outb((inb(io_port + TRM_S1040_GEN_CONTROL) | EN_EEPROM),
  3580. io_port + TRM_S1040_GEN_CONTROL);
  3581. /* write enable */
  3582. trms1040_write_cmd(io_port, 0x04, 0xFF);
  3583. outb(0, io_port + TRM_S1040_GEN_NVRAM);
  3584. trms1040_wait_30us(io_port);
  3585. /* write */
  3586. for (addr = 0; addr < 128; addr++, b_eeprom++)
  3587. trms1040_set_data(io_port, addr, *b_eeprom);
  3588. /* write disable */
  3589. trms1040_write_cmd(io_port, 0x04, 0x00);
  3590. outb(0, io_port + TRM_S1040_GEN_NVRAM);
  3591. trms1040_wait_30us(io_port);
  3592. /* Disable SEEPROM */
  3593. outb((inb(io_port + TRM_S1040_GEN_CONTROL) & ~EN_EEPROM),
  3594. io_port + TRM_S1040_GEN_CONTROL);
  3595. }
  3596. /**
  3597. * trms1040_get_data - get a single byte from the eeprom
  3598. *
  3599. * Called from read all to read a single byte into the SSEEPROM
  3600. * Which is done one bit at a time.
  3601. *
  3602. * @io_port: base I/O address
  3603. * @addr: offset into SEEPROM
  3604. *
  3605. * Returns the byte read.
  3606. **/
  3607. static u8 trms1040_get_data(unsigned long io_port, u8 addr)
  3608. {
  3609. int i;
  3610. u8 read_byte;
  3611. u8 result = 0;
  3612. /* Send read command & address */
  3613. trms1040_write_cmd(io_port, 0x06, addr);
  3614. /* read data */
  3615. for (i = 0; i < 8; i++) {
  3616. outb((NVR_SELECT | NVR_CLOCK), io_port + TRM_S1040_GEN_NVRAM);
  3617. trms1040_wait_30us(io_port);
  3618. outb(NVR_SELECT, io_port + TRM_S1040_GEN_NVRAM);
  3619. /* Get data bit while falling edge */
  3620. read_byte = inb(io_port + TRM_S1040_GEN_NVRAM);
  3621. result <<= 1;
  3622. if (read_byte & NVR_BITIN)
  3623. result |= 1;
  3624. trms1040_wait_30us(io_port);
  3625. }
  3626. /* Disable chip select */
  3627. outb(0, io_port + TRM_S1040_GEN_NVRAM);
  3628. return result;
  3629. }
  3630. /**
  3631. * trms1040_read_all - read all bytes from the eeprom
  3632. *
  3633. * Read the 128 bytes from the SEEPROM.
  3634. *
  3635. * @eeprom: where to store the data
  3636. * @io_port: the base io port
  3637. **/
  3638. static void trms1040_read_all(struct NvRamType *eeprom, unsigned long io_port)
  3639. {
  3640. u8 *b_eeprom = (u8 *)eeprom;
  3641. u8 addr;
  3642. /* Enable SEEPROM */
  3643. outb((inb(io_port + TRM_S1040_GEN_CONTROL) | EN_EEPROM),
  3644. io_port + TRM_S1040_GEN_CONTROL);
  3645. /* read details */
  3646. for (addr = 0; addr < 128; addr++, b_eeprom++)
  3647. *b_eeprom = trms1040_get_data(io_port, addr);
  3648. /* Disable SEEPROM */
  3649. outb((inb(io_port + TRM_S1040_GEN_CONTROL) & ~EN_EEPROM),
  3650. io_port + TRM_S1040_GEN_CONTROL);
  3651. }
  3652. /**
  3653. * check_eeprom - get and check contents of the eeprom
  3654. *
  3655. * Read seeprom 128 bytes into the memory provider in eeprom.
  3656. * Checks the checksum and if it's not correct it uses a set of default
  3657. * values.
  3658. *
  3659. * @eeprom: caller allocated strcuture to read the eeprom data into
  3660. * @io_port: io port to read from
  3661. **/
  3662. static void check_eeprom(struct NvRamType *eeprom, unsigned long io_port)
  3663. {
  3664. u16 *w_eeprom = (u16 *)eeprom;
  3665. u16 w_addr;
  3666. u16 cksum;
  3667. u32 d_addr;
  3668. u32 *d_eeprom;
  3669. trms1040_read_all(eeprom, io_port); /* read eeprom */
  3670. cksum = 0;
  3671. for (w_addr = 0, w_eeprom = (u16 *)eeprom; w_addr < 64;
  3672. w_addr++, w_eeprom++)
  3673. cksum += *w_eeprom;
  3674. if (cksum != 0x1234) {
  3675. /*
  3676. * Checksum is wrong.
  3677. * Load a set of defaults into the eeprom buffer
  3678. */
  3679. dprintkl(KERN_WARNING,
  3680. "EEProm checksum error: using default values and options.\n");
  3681. eeprom->sub_vendor_id[0] = (u8)PCI_VENDOR_ID_TEKRAM;
  3682. eeprom->sub_vendor_id[1] = (u8)(PCI_VENDOR_ID_TEKRAM >> 8);
  3683. eeprom->sub_sys_id[0] = (u8)PCI_DEVICE_ID_TEKRAM_TRMS1040;
  3684. eeprom->sub_sys_id[1] =
  3685. (u8)(PCI_DEVICE_ID_TEKRAM_TRMS1040 >> 8);
  3686. eeprom->sub_class = 0x00;
  3687. eeprom->vendor_id[0] = (u8)PCI_VENDOR_ID_TEKRAM;
  3688. eeprom->vendor_id[1] = (u8)(PCI_VENDOR_ID_TEKRAM >> 8);
  3689. eeprom->device_id[0] = (u8)PCI_DEVICE_ID_TEKRAM_TRMS1040;
  3690. eeprom->device_id[1] =
  3691. (u8)(PCI_DEVICE_ID_TEKRAM_TRMS1040 >> 8);
  3692. eeprom->reserved = 0x00;
  3693. for (d_addr = 0, d_eeprom = (u32 *)eeprom->target;
  3694. d_addr < 16; d_addr++, d_eeprom++)
  3695. *d_eeprom = 0x00000077; /* cfg3,cfg2,period,cfg0 */
  3696. *d_eeprom++ = 0x04000F07; /* max_tag,delay_time,channel_cfg,scsi_id */
  3697. *d_eeprom++ = 0x00000015; /* reserved1,boot_lun,boot_target,reserved0 */
  3698. for (d_addr = 0; d_addr < 12; d_addr++, d_eeprom++)
  3699. *d_eeprom = 0x00;
  3700. /* Now load defaults (maybe set by boot/module params) */
  3701. set_safe_settings();
  3702. fix_settings();
  3703. eeprom_override(eeprom);
  3704. eeprom->cksum = 0x00;
  3705. for (w_addr = 0, cksum = 0, w_eeprom = (u16 *)eeprom;
  3706. w_addr < 63; w_addr++, w_eeprom++)
  3707. cksum += *w_eeprom;
  3708. *w_eeprom = 0x1234 - cksum;
  3709. trms1040_write_all(eeprom, io_port);
  3710. eeprom->delay_time = cfg_data[CFG_RESET_DELAY].value;
  3711. } else {
  3712. set_safe_settings();
  3713. eeprom_index_to_delay(eeprom);
  3714. eeprom_override(eeprom);
  3715. }
  3716. }
  3717. /**
  3718. * print_eeprom_settings - output the eeprom settings
  3719. * to the kernel log so people can see what they were.
  3720. *
  3721. * @eeprom: The eeprom data strucutre to show details for.
  3722. **/
  3723. static void print_eeprom_settings(struct NvRamType *eeprom)
  3724. {
  3725. dprintkl(KERN_INFO, "Used settings: AdapterID=%02i, Speed=%i(%02i.%01iMHz), dev_mode=0x%02x\n",
  3726. eeprom->scsi_id,
  3727. eeprom->target[0].period,
  3728. clock_speed[eeprom->target[0].period] / 10,
  3729. clock_speed[eeprom->target[0].period] % 10,
  3730. eeprom->target[0].cfg0);
  3731. dprintkl(KERN_INFO, " AdaptMode=0x%02x, Tags=%i(%02i), DelayReset=%is\n",
  3732. eeprom->channel_cfg, eeprom->max_tag,
  3733. 1 << eeprom->max_tag, eeprom->delay_time);
  3734. }
  3735. /* Free SG tables */
  3736. static void adapter_sg_tables_free(struct AdapterCtlBlk *acb)
  3737. {
  3738. int i;
  3739. const unsigned srbs_per_page = PAGE_SIZE/SEGMENTX_LEN;
  3740. for (i = 0; i < DC395x_MAX_SRB_CNT; i += srbs_per_page)
  3741. kfree(acb->srb_array[i].segment_x);
  3742. }
  3743. /*
  3744. * Allocate SG tables; as we have to pci_map them, an SG list (struct SGentry*)
  3745. * should never cross a page boundary */
  3746. static int adapter_sg_tables_alloc(struct AdapterCtlBlk *acb)
  3747. {
  3748. const unsigned mem_needed = (DC395x_MAX_SRB_CNT+1)
  3749. *SEGMENTX_LEN;
  3750. int pages = (mem_needed+(PAGE_SIZE-1))/PAGE_SIZE;
  3751. const unsigned srbs_per_page = PAGE_SIZE/SEGMENTX_LEN;
  3752. int srb_idx = 0;
  3753. unsigned i = 0;
  3754. struct SGentry *uninitialized_var(ptr);
  3755. for (i = 0; i < DC395x_MAX_SRB_CNT; i++)
  3756. acb->srb_array[i].segment_x = NULL;
  3757. dprintkdbg(DBG_1, "Allocate %i pages for SG tables\n", pages);
  3758. while (pages--) {
  3759. ptr = kmalloc(PAGE_SIZE, GFP_KERNEL);
  3760. if (!ptr) {
  3761. adapter_sg_tables_free(acb);
  3762. return 1;
  3763. }
  3764. dprintkdbg(DBG_1, "Allocate %li bytes at %p for SG segments %i\n",
  3765. PAGE_SIZE, ptr, srb_idx);
  3766. i = 0;
  3767. while (i < srbs_per_page && srb_idx < DC395x_MAX_SRB_CNT)
  3768. acb->srb_array[srb_idx++].segment_x =
  3769. ptr + (i++ * DC395x_MAX_SG_LISTENTRY);
  3770. }
  3771. if (i < srbs_per_page)
  3772. acb->srb.segment_x =
  3773. ptr + (i * DC395x_MAX_SG_LISTENTRY);
  3774. else
  3775. dprintkl(KERN_DEBUG, "No space for tmsrb SG table reserved?!\n");
  3776. return 0;
  3777. }
  3778. /**
  3779. * adapter_print_config - print adapter connection and termination
  3780. * config
  3781. *
  3782. * The io port in the adapter needs to have been set before calling
  3783. * this function.
  3784. *
  3785. * @acb: The adapter to print the information for.
  3786. **/
  3787. static void adapter_print_config(struct AdapterCtlBlk *acb)
  3788. {
  3789. u8 bval;
  3790. bval = DC395x_read8(acb, TRM_S1040_GEN_STATUS);
  3791. dprintkl(KERN_INFO, "%sConnectors: ",
  3792. ((bval & WIDESCSI) ? "(Wide) " : ""));
  3793. if (!(bval & CON5068))
  3794. printk("ext%s ", !(bval & EXT68HIGH) ? "68" : "50");
  3795. if (!(bval & CON68))
  3796. printk("int68%s ", !(bval & INT68HIGH) ? "" : "(50)");
  3797. if (!(bval & CON50))
  3798. printk("int50 ");
  3799. if ((bval & (CON5068 | CON50 | CON68)) ==
  3800. 0 /*(CON5068 | CON50 | CON68) */ )
  3801. printk(" Oops! (All 3?) ");
  3802. bval = DC395x_read8(acb, TRM_S1040_GEN_CONTROL);
  3803. printk(" Termination: ");
  3804. if (bval & DIS_TERM)
  3805. printk("Disabled\n");
  3806. else {
  3807. if (bval & AUTOTERM)
  3808. printk("Auto ");
  3809. if (bval & LOW8TERM)
  3810. printk("Low ");
  3811. if (bval & UP8TERM)
  3812. printk("High ");
  3813. printk("\n");
  3814. }
  3815. }
  3816. /**
  3817. * adapter_init_params - Initialize the various parameters in the
  3818. * adapter structure. Note that the pointer to the scsi_host is set
  3819. * early (when this instance is created) and the io_port and irq
  3820. * values are set later after they have been reserved. This just gets
  3821. * everything set to a good starting position.
  3822. *
  3823. * The eeprom structure in the adapter needs to have been set before
  3824. * calling this function.
  3825. *
  3826. * @acb: The adapter to initialize.
  3827. **/
  3828. static void adapter_init_params(struct AdapterCtlBlk *acb)
  3829. {
  3830. struct NvRamType *eeprom = &acb->eeprom;
  3831. int i;
  3832. /* NOTE: acb->scsi_host is set at scsi_host/acb creation time */
  3833. /* NOTE: acb->io_port_base is set at port registration time */
  3834. /* NOTE: acb->io_port_len is set at port registration time */
  3835. INIT_LIST_HEAD(&acb->dcb_list);
  3836. acb->dcb_run_robin = NULL;
  3837. acb->active_dcb = NULL;
  3838. INIT_LIST_HEAD(&acb->srb_free_list);
  3839. /* temp SRB for Q tag used or abort command used */
  3840. acb->tmp_srb = &acb->srb;
  3841. init_timer(&acb->waiting_timer);
  3842. init_timer(&acb->selto_timer);
  3843. acb->srb_count = DC395x_MAX_SRB_CNT;
  3844. acb->sel_timeout = DC395x_SEL_TIMEOUT; /* timeout=250ms */
  3845. /* NOTE: acb->irq_level is set at IRQ registration time */
  3846. acb->tag_max_num = 1 << eeprom->max_tag;
  3847. if (acb->tag_max_num > 30)
  3848. acb->tag_max_num = 30;
  3849. acb->acb_flag = 0; /* RESET_DETECT, RESET_DONE, RESET_DEV */
  3850. acb->gmode2 = eeprom->channel_cfg;
  3851. acb->config = 0; /* NOTE: actually set in adapter_init_chip */
  3852. if (eeprom->channel_cfg & NAC_SCANLUN)
  3853. acb->lun_chk = 1;
  3854. acb->scan_devices = 1;
  3855. acb->scsi_host->this_id = eeprom->scsi_id;
  3856. acb->hostid_bit = (1 << acb->scsi_host->this_id);
  3857. for (i = 0; i < DC395x_MAX_SCSI_ID; i++)
  3858. acb->dcb_map[i] = 0;
  3859. acb->msg_len = 0;
  3860. /* link static array of srbs into the srb free list */
  3861. for (i = 0; i < acb->srb_count - 1; i++)
  3862. srb_free_insert(acb, &acb->srb_array[i]);
  3863. }
  3864. /**
  3865. * adapter_init_host - Initialize the scsi host instance based on
  3866. * values that we have already stored in the adapter instance. There's
  3867. * some mention that a lot of these are deprecated, so we won't use
  3868. * them (we'll use the ones in the adapter instance) but we'll fill
  3869. * them in in case something else needs them.
  3870. *
  3871. * The eeprom structure, irq and io ports in the adapter need to have
  3872. * been set before calling this function.
  3873. *
  3874. * @host: The scsi host instance to fill in the values for.
  3875. **/
  3876. static void adapter_init_scsi_host(struct Scsi_Host *host)
  3877. {
  3878. struct AdapterCtlBlk *acb = (struct AdapterCtlBlk *)host->hostdata;
  3879. struct NvRamType *eeprom = &acb->eeprom;
  3880. host->max_cmd_len = 24;
  3881. host->can_queue = DC395x_MAX_CMD_QUEUE;
  3882. host->cmd_per_lun = DC395x_MAX_CMD_PER_LUN;
  3883. host->this_id = (int)eeprom->scsi_id;
  3884. host->io_port = acb->io_port_base;
  3885. host->n_io_port = acb->io_port_len;
  3886. host->dma_channel = -1;
  3887. host->unique_id = acb->io_port_base;
  3888. host->irq = acb->irq_level;
  3889. acb->last_reset = jiffies;
  3890. host->max_id = 16;
  3891. if (host->max_id - 1 == eeprom->scsi_id)
  3892. host->max_id--;
  3893. if (eeprom->channel_cfg & NAC_SCANLUN)
  3894. host->max_lun = 8;
  3895. else
  3896. host->max_lun = 1;
  3897. }
  3898. /**
  3899. * adapter_init_chip - Get the chip into a know state and figure out
  3900. * some of the settings that apply to this adapter.
  3901. *
  3902. * The io port in the adapter needs to have been set before calling
  3903. * this function. The config will be configured correctly on return.
  3904. *
  3905. * @acb: The adapter which we are to init.
  3906. **/
  3907. static void adapter_init_chip(struct AdapterCtlBlk *acb)
  3908. {
  3909. struct NvRamType *eeprom = &acb->eeprom;
  3910. /* Mask all the interrupt */
  3911. DC395x_write8(acb, TRM_S1040_DMA_INTEN, 0x00);
  3912. DC395x_write8(acb, TRM_S1040_SCSI_INTEN, 0x00);
  3913. /* Reset SCSI module */
  3914. DC395x_write16(acb, TRM_S1040_SCSI_CONTROL, DO_RSTMODULE);
  3915. /* Reset PCI/DMA module */
  3916. DC395x_write8(acb, TRM_S1040_DMA_CONTROL, DMARESETMODULE);
  3917. udelay(20);
  3918. /* program configuration 0 */
  3919. acb->config = HCC_AUTOTERM | HCC_PARITY;
  3920. if (DC395x_read8(acb, TRM_S1040_GEN_STATUS) & WIDESCSI)
  3921. acb->config |= HCC_WIDE_CARD;
  3922. if (eeprom->channel_cfg & NAC_POWERON_SCSI_RESET)
  3923. acb->config |= HCC_SCSI_RESET;
  3924. if (acb->config & HCC_SCSI_RESET) {
  3925. dprintkl(KERN_INFO, "Performing initial SCSI bus reset\n");
  3926. DC395x_write8(acb, TRM_S1040_SCSI_CONTROL, DO_RSTSCSI);
  3927. /*while (!( DC395x_read8(acb, TRM_S1040_SCSI_INTSTATUS) & INT_SCSIRESET )); */
  3928. /*spin_unlock_irq (&io_request_lock); */
  3929. udelay(500);
  3930. acb->last_reset =
  3931. jiffies + HZ / 2 +
  3932. HZ * acb->eeprom.delay_time;
  3933. /*spin_lock_irq (&io_request_lock); */
  3934. }
  3935. }
  3936. /**
  3937. * init_adapter - Grab the resource for the card, setup the adapter
  3938. * information, set the card into a known state, create the various
  3939. * tables etc etc. This basically gets all adapter information all up
  3940. * to date, initialised and gets the chip in sync with it.
  3941. *
  3942. * @host: This hosts adapter structure
  3943. * @io_port: The base I/O port
  3944. * @irq: IRQ
  3945. *
  3946. * Returns 0 if the initialization succeeds, any other value on
  3947. * failure.
  3948. **/
  3949. static int adapter_init(struct AdapterCtlBlk *acb, unsigned long io_port,
  3950. u32 io_port_len, unsigned int irq)
  3951. {
  3952. if (!request_region(io_port, io_port_len, DC395X_NAME)) {
  3953. dprintkl(KERN_ERR, "Failed to reserve IO region 0x%lx\n", io_port);
  3954. goto failed;
  3955. }
  3956. /* store port base to indicate we have registered it */
  3957. acb->io_port_base = io_port;
  3958. acb->io_port_len = io_port_len;
  3959. if (request_irq(irq, dc395x_interrupt, IRQF_SHARED, DC395X_NAME, acb)) {
  3960. /* release the region we just claimed */
  3961. dprintkl(KERN_INFO, "Failed to register IRQ\n");
  3962. goto failed;
  3963. }
  3964. /* store irq to indicate we have registered it */
  3965. acb->irq_level = irq;
  3966. /* get eeprom configuration information and command line settings etc */
  3967. check_eeprom(&acb->eeprom, io_port);
  3968. print_eeprom_settings(&acb->eeprom);
  3969. /* setup adapter control block */
  3970. adapter_init_params(acb);
  3971. /* display card connectors/termination settings */
  3972. adapter_print_config(acb);
  3973. if (adapter_sg_tables_alloc(acb)) {
  3974. dprintkl(KERN_DEBUG, "Memory allocation for SG tables failed\n");
  3975. goto failed;
  3976. }
  3977. adapter_init_scsi_host(acb->scsi_host);
  3978. adapter_init_chip(acb);
  3979. set_basic_config(acb);
  3980. dprintkdbg(DBG_0,
  3981. "adapter_init: acb=%p, pdcb_map=%p psrb_array=%p "
  3982. "size{acb=0x%04x dcb=0x%04x srb=0x%04x}\n",
  3983. acb, acb->dcb_map, acb->srb_array, sizeof(struct AdapterCtlBlk),
  3984. sizeof(struct DeviceCtlBlk), sizeof(struct ScsiReqBlk));
  3985. return 0;
  3986. failed:
  3987. if (acb->irq_level)
  3988. free_irq(acb->irq_level, acb);
  3989. if (acb->io_port_base)
  3990. release_region(acb->io_port_base, acb->io_port_len);
  3991. adapter_sg_tables_free(acb);
  3992. return 1;
  3993. }
  3994. /**
  3995. * adapter_uninit_chip - cleanly shut down the scsi controller chip,
  3996. * stopping all operations and disabling interrupt generation on the
  3997. * card.
  3998. *
  3999. * @acb: The adapter which we are to shutdown.
  4000. **/
  4001. static void adapter_uninit_chip(struct AdapterCtlBlk *acb)
  4002. {
  4003. /* disable interrupts */
  4004. DC395x_write8(acb, TRM_S1040_DMA_INTEN, 0);
  4005. DC395x_write8(acb, TRM_S1040_SCSI_INTEN, 0);
  4006. /* reset the scsi bus */
  4007. if (acb->config & HCC_SCSI_RESET)
  4008. reset_scsi_bus(acb);
  4009. /* clear any pending interrupt state */
  4010. DC395x_read8(acb, TRM_S1040_SCSI_INTSTATUS);
  4011. }
  4012. /**
  4013. * adapter_uninit - Shut down the chip and release any resources that
  4014. * we had allocated. Once this returns the adapter should not be used
  4015. * anymore.
  4016. *
  4017. * @acb: The adapter which we are to un-initialize.
  4018. **/
  4019. static void adapter_uninit(struct AdapterCtlBlk *acb)
  4020. {
  4021. unsigned long flags;
  4022. DC395x_LOCK_IO(acb->scsi_host, flags);
  4023. /* remove timers */
  4024. if (timer_pending(&acb->waiting_timer))
  4025. del_timer(&acb->waiting_timer);
  4026. if (timer_pending(&acb->selto_timer))
  4027. del_timer(&acb->selto_timer);
  4028. adapter_uninit_chip(acb);
  4029. adapter_remove_and_free_all_devices(acb);
  4030. DC395x_UNLOCK_IO(acb->scsi_host, flags);
  4031. if (acb->irq_level)
  4032. free_irq(acb->irq_level, acb);
  4033. if (acb->io_port_base)
  4034. release_region(acb->io_port_base, acb->io_port_len);
  4035. adapter_sg_tables_free(acb);
  4036. }
  4037. #undef YESNO
  4038. #define YESNO(YN) \
  4039. if (YN) seq_printf(m, " Yes ");\
  4040. else seq_printf(m, " No ")
  4041. static int dc395x_show_info(struct seq_file *m, struct Scsi_Host *host)
  4042. {
  4043. struct AdapterCtlBlk *acb = (struct AdapterCtlBlk *)host->hostdata;
  4044. int spd, spd1;
  4045. struct DeviceCtlBlk *dcb;
  4046. unsigned long flags;
  4047. int dev;
  4048. seq_puts(m, DC395X_BANNER " PCI SCSI Host Adapter\n"
  4049. " Driver Version " DC395X_VERSION "\n");
  4050. DC395x_LOCK_IO(acb->scsi_host, flags);
  4051. seq_printf(m, "SCSI Host Nr %i, ", host->host_no);
  4052. seq_printf(m, "DC395U/UW/F DC315/U %s\n",
  4053. (acb->config & HCC_WIDE_CARD) ? "Wide" : "");
  4054. seq_printf(m, "io_port_base 0x%04lx, ", acb->io_port_base);
  4055. seq_printf(m, "irq_level 0x%04x, ", acb->irq_level);
  4056. seq_printf(m, " SelTimeout %ims\n", (1638 * acb->sel_timeout) / 1000);
  4057. seq_printf(m, "MaxID %i, MaxLUN %llu, ", host->max_id, host->max_lun);
  4058. seq_printf(m, "AdapterID %i\n", host->this_id);
  4059. seq_printf(m, "tag_max_num %i", acb->tag_max_num);
  4060. /*seq_printf(m, ", DMA_Status %i\n", DC395x_read8(acb, TRM_S1040_DMA_STATUS)); */
  4061. seq_printf(m, ", FilterCfg 0x%02x",
  4062. DC395x_read8(acb, TRM_S1040_SCSI_CONFIG1));
  4063. seq_printf(m, ", DelayReset %is\n", acb->eeprom.delay_time);
  4064. /*seq_printf(m, "\n"); */
  4065. seq_printf(m, "Nr of DCBs: %i\n", list_size(&acb->dcb_list));
  4066. seq_printf(m, "Map of attached LUNs: %02x %02x %02x %02x %02x %02x %02x %02x\n",
  4067. acb->dcb_map[0], acb->dcb_map[1], acb->dcb_map[2],
  4068. acb->dcb_map[3], acb->dcb_map[4], acb->dcb_map[5],
  4069. acb->dcb_map[6], acb->dcb_map[7]);
  4070. seq_printf(m, " %02x %02x %02x %02x %02x %02x %02x %02x\n",
  4071. acb->dcb_map[8], acb->dcb_map[9], acb->dcb_map[10],
  4072. acb->dcb_map[11], acb->dcb_map[12], acb->dcb_map[13],
  4073. acb->dcb_map[14], acb->dcb_map[15]);
  4074. seq_puts(m,
  4075. "Un ID LUN Prty Sync Wide DsCn SndS TagQ nego_period SyncFreq SyncOffs MaxCmd\n");
  4076. dev = 0;
  4077. list_for_each_entry(dcb, &acb->dcb_list, list) {
  4078. int nego_period;
  4079. seq_printf(m, "%02i %02i %02i ", dev, dcb->target_id,
  4080. dcb->target_lun);
  4081. YESNO(dcb->dev_mode & NTC_DO_PARITY_CHK);
  4082. YESNO(dcb->sync_offset);
  4083. YESNO(dcb->sync_period & WIDE_SYNC);
  4084. YESNO(dcb->dev_mode & NTC_DO_DISCONNECT);
  4085. YESNO(dcb->dev_mode & NTC_DO_SEND_START);
  4086. YESNO(dcb->sync_mode & EN_TAG_QUEUEING);
  4087. nego_period = clock_period[dcb->sync_period & 0x07] << 2;
  4088. if (dcb->sync_offset)
  4089. seq_printf(m, " %03i ns ", nego_period);
  4090. else
  4091. seq_printf(m, " (%03i ns)", (dcb->min_nego_period << 2));
  4092. if (dcb->sync_offset & 0x0f) {
  4093. spd = 1000 / (nego_period);
  4094. spd1 = 1000 % (nego_period);
  4095. spd1 = (spd1 * 10 + nego_period / 2) / (nego_period);
  4096. seq_printf(m, " %2i.%1i M %02i ", spd, spd1,
  4097. (dcb->sync_offset & 0x0f));
  4098. } else
  4099. seq_puts(m, " ");
  4100. /* Add more info ... */
  4101. seq_printf(m, " %02i\n", dcb->max_command);
  4102. dev++;
  4103. }
  4104. if (timer_pending(&acb->waiting_timer))
  4105. seq_puts(m, "Waiting queue timer running\n");
  4106. else
  4107. seq_putc(m, '\n');
  4108. list_for_each_entry(dcb, &acb->dcb_list, list) {
  4109. struct ScsiReqBlk *srb;
  4110. if (!list_empty(&dcb->srb_waiting_list))
  4111. seq_printf(m, "DCB (%02i-%i): Waiting: %i:",
  4112. dcb->target_id, dcb->target_lun,
  4113. list_size(&dcb->srb_waiting_list));
  4114. list_for_each_entry(srb, &dcb->srb_waiting_list, list)
  4115. seq_printf(m, " %p", srb->cmd);
  4116. if (!list_empty(&dcb->srb_going_list))
  4117. seq_printf(m, "\nDCB (%02i-%i): Going : %i:",
  4118. dcb->target_id, dcb->target_lun,
  4119. list_size(&dcb->srb_going_list));
  4120. list_for_each_entry(srb, &dcb->srb_going_list, list)
  4121. seq_printf(m, " %p", srb->cmd);
  4122. if (!list_empty(&dcb->srb_waiting_list) || !list_empty(&dcb->srb_going_list))
  4123. seq_putc(m, '\n');
  4124. }
  4125. if (debug_enabled(DBG_1)) {
  4126. seq_printf(m, "DCB list for ACB %p:\n", acb);
  4127. list_for_each_entry(dcb, &acb->dcb_list, list) {
  4128. seq_printf(m, "%p -> ", dcb);
  4129. }
  4130. seq_puts(m, "END\n");
  4131. }
  4132. DC395x_UNLOCK_IO(acb->scsi_host, flags);
  4133. return 0;
  4134. }
  4135. static struct scsi_host_template dc395x_driver_template = {
  4136. .module = THIS_MODULE,
  4137. .proc_name = DC395X_NAME,
  4138. .show_info = dc395x_show_info,
  4139. .name = DC395X_BANNER " " DC395X_VERSION,
  4140. .queuecommand = dc395x_queue_command,
  4141. .bios_param = dc395x_bios_param,
  4142. .slave_alloc = dc395x_slave_alloc,
  4143. .slave_destroy = dc395x_slave_destroy,
  4144. .can_queue = DC395x_MAX_CAN_QUEUE,
  4145. .this_id = 7,
  4146. .sg_tablesize = DC395x_MAX_SG_TABLESIZE,
  4147. .cmd_per_lun = DC395x_MAX_CMD_PER_LUN,
  4148. .eh_abort_handler = dc395x_eh_abort,
  4149. .eh_bus_reset_handler = dc395x_eh_bus_reset,
  4150. .use_clustering = DISABLE_CLUSTERING,
  4151. };
  4152. /**
  4153. * banner_display - Display banner on first instance of driver
  4154. * initialized.
  4155. **/
  4156. static void banner_display(void)
  4157. {
  4158. static int banner_done = 0;
  4159. if (!banner_done)
  4160. {
  4161. dprintkl(KERN_INFO, "%s %s\n", DC395X_BANNER, DC395X_VERSION);
  4162. banner_done = 1;
  4163. }
  4164. }
  4165. /**
  4166. * dc395x_init_one - Initialise a single instance of the adapter.
  4167. *
  4168. * The PCI layer will call this once for each instance of the adapter
  4169. * that it finds in the system. The pci_dev strcuture indicates which
  4170. * instance we are being called from.
  4171. *
  4172. * @dev: The PCI device to initialize.
  4173. * @id: Looks like a pointer to the entry in our pci device table
  4174. * that was actually matched by the PCI subsystem.
  4175. *
  4176. * Returns 0 on success, or an error code (-ve) on failure.
  4177. **/
  4178. static int dc395x_init_one(struct pci_dev *dev, const struct pci_device_id *id)
  4179. {
  4180. struct Scsi_Host *scsi_host = NULL;
  4181. struct AdapterCtlBlk *acb = NULL;
  4182. unsigned long io_port_base;
  4183. unsigned int io_port_len;
  4184. unsigned int irq;
  4185. dprintkdbg(DBG_0, "Init one instance (%s)\n", pci_name(dev));
  4186. banner_display();
  4187. if (pci_enable_device(dev))
  4188. {
  4189. dprintkl(KERN_INFO, "PCI Enable device failed.\n");
  4190. return -ENODEV;
  4191. }
  4192. io_port_base = pci_resource_start(dev, 0) & PCI_BASE_ADDRESS_IO_MASK;
  4193. io_port_len = pci_resource_len(dev, 0);
  4194. irq = dev->irq;
  4195. dprintkdbg(DBG_0, "IO_PORT=0x%04lx, IRQ=0x%x\n", io_port_base, dev->irq);
  4196. /* allocate scsi host information (includes out adapter) */
  4197. scsi_host = scsi_host_alloc(&dc395x_driver_template,
  4198. sizeof(struct AdapterCtlBlk));
  4199. if (!scsi_host) {
  4200. dprintkl(KERN_INFO, "scsi_host_alloc failed\n");
  4201. goto fail;
  4202. }
  4203. acb = (struct AdapterCtlBlk*)scsi_host->hostdata;
  4204. acb->scsi_host = scsi_host;
  4205. acb->dev = dev;
  4206. /* initialise the adapter and everything we need */
  4207. if (adapter_init(acb, io_port_base, io_port_len, irq)) {
  4208. dprintkl(KERN_INFO, "adapter init failed\n");
  4209. goto fail;
  4210. }
  4211. pci_set_master(dev);
  4212. /* get the scsi mid level to scan for new devices on the bus */
  4213. if (scsi_add_host(scsi_host, &dev->dev)) {
  4214. dprintkl(KERN_ERR, "scsi_add_host failed\n");
  4215. goto fail;
  4216. }
  4217. pci_set_drvdata(dev, scsi_host);
  4218. scsi_scan_host(scsi_host);
  4219. return 0;
  4220. fail:
  4221. if (acb != NULL)
  4222. adapter_uninit(acb);
  4223. if (scsi_host != NULL)
  4224. scsi_host_put(scsi_host);
  4225. pci_disable_device(dev);
  4226. return -ENODEV;
  4227. }
  4228. /**
  4229. * dc395x_remove_one - Called to remove a single instance of the
  4230. * adapter.
  4231. *
  4232. * @dev: The PCI device to initialize.
  4233. **/
  4234. static void dc395x_remove_one(struct pci_dev *dev)
  4235. {
  4236. struct Scsi_Host *scsi_host = pci_get_drvdata(dev);
  4237. struct AdapterCtlBlk *acb = (struct AdapterCtlBlk *)(scsi_host->hostdata);
  4238. dprintkdbg(DBG_0, "dc395x_remove_one: acb=%p\n", acb);
  4239. scsi_remove_host(scsi_host);
  4240. adapter_uninit(acb);
  4241. pci_disable_device(dev);
  4242. scsi_host_put(scsi_host);
  4243. }
  4244. static struct pci_device_id dc395x_pci_table[] = {
  4245. {
  4246. .vendor = PCI_VENDOR_ID_TEKRAM,
  4247. .device = PCI_DEVICE_ID_TEKRAM_TRMS1040,
  4248. .subvendor = PCI_ANY_ID,
  4249. .subdevice = PCI_ANY_ID,
  4250. },
  4251. {} /* Terminating entry */
  4252. };
  4253. MODULE_DEVICE_TABLE(pci, dc395x_pci_table);
  4254. static struct pci_driver dc395x_driver = {
  4255. .name = DC395X_NAME,
  4256. .id_table = dc395x_pci_table,
  4257. .probe = dc395x_init_one,
  4258. .remove = dc395x_remove_one,
  4259. };
  4260. /**
  4261. * dc395x_module_init - Module initialization function
  4262. *
  4263. * Used by both module and built-in driver to initialise this driver.
  4264. **/
  4265. static int __init dc395x_module_init(void)
  4266. {
  4267. return pci_register_driver(&dc395x_driver);
  4268. }
  4269. /**
  4270. * dc395x_module_exit - Module cleanup function.
  4271. **/
  4272. static void __exit dc395x_module_exit(void)
  4273. {
  4274. pci_unregister_driver(&dc395x_driver);
  4275. }
  4276. module_init(dc395x_module_init);
  4277. module_exit(dc395x_module_exit);
  4278. MODULE_AUTHOR("C.L. Huang / Erich Chen / Kurt Garloff");
  4279. MODULE_DESCRIPTION("SCSI host adapter driver for Tekram TRM-S1040 based adapters: Tekram DC395 and DC315 series");
  4280. MODULE_LICENSE("GPL");