bcm63xx.c 3.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112
  1. /*
  2. * Driver for Broadcom 63xx SOCs integrated PHYs
  3. *
  4. * This program is free software; you can redistribute it and/or
  5. * modify it under the terms of the GNU General Public License
  6. * as published by the Free Software Foundation; either version
  7. * 2 of the License, or (at your option) any later version.
  8. */
  9. #include <linux/module.h>
  10. #include <linux/phy.h>
  11. #define MII_BCM63XX_IR 0x1a /* interrupt register */
  12. #define MII_BCM63XX_IR_EN 0x4000 /* global interrupt enable */
  13. #define MII_BCM63XX_IR_DUPLEX 0x0800 /* duplex changed */
  14. #define MII_BCM63XX_IR_SPEED 0x0400 /* speed changed */
  15. #define MII_BCM63XX_IR_LINK 0x0200 /* link changed */
  16. #define MII_BCM63XX_IR_GMASK 0x0100 /* global interrupt mask */
  17. MODULE_DESCRIPTION("Broadcom 63xx internal PHY driver");
  18. MODULE_AUTHOR("Maxime Bizon <mbizon@freebox.fr>");
  19. MODULE_LICENSE("GPL");
  20. static int bcm63xx_config_init(struct phy_device *phydev)
  21. {
  22. int reg, err;
  23. reg = phy_read(phydev, MII_BCM63XX_IR);
  24. if (reg < 0)
  25. return reg;
  26. /* Mask interrupts globally. */
  27. reg |= MII_BCM63XX_IR_GMASK;
  28. err = phy_write(phydev, MII_BCM63XX_IR, reg);
  29. if (err < 0)
  30. return err;
  31. /* Unmask events we are interested in */
  32. reg = ~(MII_BCM63XX_IR_DUPLEX |
  33. MII_BCM63XX_IR_SPEED |
  34. MII_BCM63XX_IR_LINK) |
  35. MII_BCM63XX_IR_EN;
  36. return phy_write(phydev, MII_BCM63XX_IR, reg);
  37. }
  38. static int bcm63xx_ack_interrupt(struct phy_device *phydev)
  39. {
  40. int reg;
  41. /* Clear pending interrupts. */
  42. reg = phy_read(phydev, MII_BCM63XX_IR);
  43. if (reg < 0)
  44. return reg;
  45. return 0;
  46. }
  47. static int bcm63xx_config_intr(struct phy_device *phydev)
  48. {
  49. int reg, err;
  50. reg = phy_read(phydev, MII_BCM63XX_IR);
  51. if (reg < 0)
  52. return reg;
  53. if (phydev->interrupts == PHY_INTERRUPT_ENABLED)
  54. reg &= ~MII_BCM63XX_IR_GMASK;
  55. else
  56. reg |= MII_BCM63XX_IR_GMASK;
  57. err = phy_write(phydev, MII_BCM63XX_IR, reg);
  58. return err;
  59. }
  60. static struct phy_driver bcm63xx_driver[] = {
  61. {
  62. .phy_id = 0x00406000,
  63. .phy_id_mask = 0xfffffc00,
  64. .name = "Broadcom BCM63XX (1)",
  65. /* ASYM_PAUSE bit is marked RO in datasheet, so don't cheat */
  66. .features = (PHY_BASIC_FEATURES | SUPPORTED_Pause),
  67. .flags = PHY_HAS_INTERRUPT | PHY_IS_INTERNAL,
  68. .config_init = bcm63xx_config_init,
  69. .config_aneg = genphy_config_aneg,
  70. .read_status = genphy_read_status,
  71. .ack_interrupt = bcm63xx_ack_interrupt,
  72. .config_intr = bcm63xx_config_intr,
  73. .driver = { .owner = THIS_MODULE },
  74. }, {
  75. /* same phy as above, with just a different OUI */
  76. .phy_id = 0x002bdc00,
  77. .phy_id_mask = 0xfffffc00,
  78. .name = "Broadcom BCM63XX (2)",
  79. .features = (PHY_BASIC_FEATURES | SUPPORTED_Pause),
  80. .flags = PHY_HAS_INTERRUPT | PHY_IS_INTERNAL,
  81. .config_init = bcm63xx_config_init,
  82. .config_aneg = genphy_config_aneg,
  83. .read_status = genphy_read_status,
  84. .ack_interrupt = bcm63xx_ack_interrupt,
  85. .config_intr = bcm63xx_config_intr,
  86. .driver = { .owner = THIS_MODULE },
  87. } };
  88. module_phy_driver(bcm63xx_driver);
  89. static struct mdio_device_id __maybe_unused bcm63xx_tbl[] = {
  90. { 0x00406000, 0xfffffc00 },
  91. { 0x002bdc00, 0xfffffc00 },
  92. { }
  93. };
  94. MODULE_DEVICE_TABLE(mdio, bcm63xx_tbl);