max8998-irq.c 6.6 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283
  1. /*
  2. * Interrupt controller support for MAX8998
  3. *
  4. * Copyright (C) 2010 Samsung Electronics Co.Ltd
  5. * Author: Joonyoung Shim <jy0922.shim@samsung.com>
  6. *
  7. * This program is free software; you can redistribute it and/or modify it
  8. * under the terms of the GNU General Public License as published by the
  9. * Free Software Foundation; either version 2 of the License, or (at your
  10. * option) any later version.
  11. *
  12. */
  13. #include <linux/device.h>
  14. #include <linux/interrupt.h>
  15. #include <linux/irq.h>
  16. #include <linux/irqdomain.h>
  17. #include <linux/mfd/max8998-private.h>
  18. struct max8998_irq_data {
  19. int reg;
  20. int mask;
  21. };
  22. static struct max8998_irq_data max8998_irqs[] = {
  23. [MAX8998_IRQ_DCINF] = {
  24. .reg = 1,
  25. .mask = MAX8998_IRQ_DCINF_MASK,
  26. },
  27. [MAX8998_IRQ_DCINR] = {
  28. .reg = 1,
  29. .mask = MAX8998_IRQ_DCINR_MASK,
  30. },
  31. [MAX8998_IRQ_JIGF] = {
  32. .reg = 1,
  33. .mask = MAX8998_IRQ_JIGF_MASK,
  34. },
  35. [MAX8998_IRQ_JIGR] = {
  36. .reg = 1,
  37. .mask = MAX8998_IRQ_JIGR_MASK,
  38. },
  39. [MAX8998_IRQ_PWRONF] = {
  40. .reg = 1,
  41. .mask = MAX8998_IRQ_PWRONF_MASK,
  42. },
  43. [MAX8998_IRQ_PWRONR] = {
  44. .reg = 1,
  45. .mask = MAX8998_IRQ_PWRONR_MASK,
  46. },
  47. [MAX8998_IRQ_WTSREVNT] = {
  48. .reg = 2,
  49. .mask = MAX8998_IRQ_WTSREVNT_MASK,
  50. },
  51. [MAX8998_IRQ_SMPLEVNT] = {
  52. .reg = 2,
  53. .mask = MAX8998_IRQ_SMPLEVNT_MASK,
  54. },
  55. [MAX8998_IRQ_ALARM1] = {
  56. .reg = 2,
  57. .mask = MAX8998_IRQ_ALARM1_MASK,
  58. },
  59. [MAX8998_IRQ_ALARM0] = {
  60. .reg = 2,
  61. .mask = MAX8998_IRQ_ALARM0_MASK,
  62. },
  63. [MAX8998_IRQ_ONKEY1S] = {
  64. .reg = 3,
  65. .mask = MAX8998_IRQ_ONKEY1S_MASK,
  66. },
  67. [MAX8998_IRQ_TOPOFFR] = {
  68. .reg = 3,
  69. .mask = MAX8998_IRQ_TOPOFFR_MASK,
  70. },
  71. [MAX8998_IRQ_DCINOVPR] = {
  72. .reg = 3,
  73. .mask = MAX8998_IRQ_DCINOVPR_MASK,
  74. },
  75. [MAX8998_IRQ_CHGRSTF] = {
  76. .reg = 3,
  77. .mask = MAX8998_IRQ_CHGRSTF_MASK,
  78. },
  79. [MAX8998_IRQ_DONER] = {
  80. .reg = 3,
  81. .mask = MAX8998_IRQ_DONER_MASK,
  82. },
  83. [MAX8998_IRQ_CHGFAULT] = {
  84. .reg = 3,
  85. .mask = MAX8998_IRQ_CHGFAULT_MASK,
  86. },
  87. [MAX8998_IRQ_LOBAT1] = {
  88. .reg = 4,
  89. .mask = MAX8998_IRQ_LOBAT1_MASK,
  90. },
  91. [MAX8998_IRQ_LOBAT2] = {
  92. .reg = 4,
  93. .mask = MAX8998_IRQ_LOBAT2_MASK,
  94. },
  95. };
  96. static inline struct max8998_irq_data *
  97. irq_to_max8998_irq(struct max8998_dev *max8998, int irq)
  98. {
  99. struct irq_data *data = irq_get_irq_data(irq);
  100. return &max8998_irqs[data->hwirq];
  101. }
  102. static void max8998_irq_lock(struct irq_data *data)
  103. {
  104. struct max8998_dev *max8998 = irq_data_get_irq_chip_data(data);
  105. mutex_lock(&max8998->irqlock);
  106. }
  107. static void max8998_irq_sync_unlock(struct irq_data *data)
  108. {
  109. struct max8998_dev *max8998 = irq_data_get_irq_chip_data(data);
  110. int i;
  111. for (i = 0; i < ARRAY_SIZE(max8998->irq_masks_cur); i++) {
  112. /*
  113. * If there's been a change in the mask write it back
  114. * to the hardware.
  115. */
  116. if (max8998->irq_masks_cur[i] != max8998->irq_masks_cache[i]) {
  117. max8998->irq_masks_cache[i] = max8998->irq_masks_cur[i];
  118. max8998_write_reg(max8998->i2c, MAX8998_REG_IRQM1 + i,
  119. max8998->irq_masks_cur[i]);
  120. }
  121. }
  122. mutex_unlock(&max8998->irqlock);
  123. }
  124. static void max8998_irq_unmask(struct irq_data *data)
  125. {
  126. struct max8998_dev *max8998 = irq_data_get_irq_chip_data(data);
  127. struct max8998_irq_data *irq_data = irq_to_max8998_irq(max8998,
  128. data->irq);
  129. max8998->irq_masks_cur[irq_data->reg - 1] &= ~irq_data->mask;
  130. }
  131. static void max8998_irq_mask(struct irq_data *data)
  132. {
  133. struct max8998_dev *max8998 = irq_data_get_irq_chip_data(data);
  134. struct max8998_irq_data *irq_data = irq_to_max8998_irq(max8998,
  135. data->irq);
  136. max8998->irq_masks_cur[irq_data->reg - 1] |= irq_data->mask;
  137. }
  138. static struct irq_chip max8998_irq_chip = {
  139. .name = "max8998",
  140. .irq_bus_lock = max8998_irq_lock,
  141. .irq_bus_sync_unlock = max8998_irq_sync_unlock,
  142. .irq_mask = max8998_irq_mask,
  143. .irq_unmask = max8998_irq_unmask,
  144. };
  145. static irqreturn_t max8998_irq_thread(int irq, void *data)
  146. {
  147. struct max8998_dev *max8998 = data;
  148. u8 irq_reg[MAX8998_NUM_IRQ_REGS];
  149. int ret;
  150. int i;
  151. ret = max8998_bulk_read(max8998->i2c, MAX8998_REG_IRQ1,
  152. MAX8998_NUM_IRQ_REGS, irq_reg);
  153. if (ret < 0) {
  154. dev_err(max8998->dev, "Failed to read interrupt register: %d\n",
  155. ret);
  156. return IRQ_NONE;
  157. }
  158. /* Apply masking */
  159. for (i = 0; i < MAX8998_NUM_IRQ_REGS; i++)
  160. irq_reg[i] &= ~max8998->irq_masks_cur[i];
  161. /* Report */
  162. for (i = 0; i < MAX8998_IRQ_NR; i++) {
  163. if (irq_reg[max8998_irqs[i].reg - 1] & max8998_irqs[i].mask) {
  164. irq = irq_find_mapping(max8998->irq_domain, i);
  165. if (WARN_ON(!irq)) {
  166. disable_irq_nosync(max8998->irq);
  167. return IRQ_NONE;
  168. }
  169. handle_nested_irq(irq);
  170. }
  171. }
  172. return IRQ_HANDLED;
  173. }
  174. int max8998_irq_resume(struct max8998_dev *max8998)
  175. {
  176. if (max8998->irq && max8998->irq_domain)
  177. max8998_irq_thread(max8998->irq, max8998);
  178. return 0;
  179. }
  180. static int max8998_irq_domain_map(struct irq_domain *d, unsigned int irq,
  181. irq_hw_number_t hw)
  182. {
  183. struct max8997_dev *max8998 = d->host_data;
  184. irq_set_chip_data(irq, max8998);
  185. irq_set_chip_and_handler(irq, &max8998_irq_chip, handle_edge_irq);
  186. irq_set_nested_thread(irq, 1);
  187. #ifdef CONFIG_ARM
  188. set_irq_flags(irq, IRQF_VALID);
  189. #else
  190. irq_set_noprobe(irq);
  191. #endif
  192. return 0;
  193. }
  194. static const struct irq_domain_ops max8998_irq_domain_ops = {
  195. .map = max8998_irq_domain_map,
  196. };
  197. int max8998_irq_init(struct max8998_dev *max8998)
  198. {
  199. int i;
  200. int ret;
  201. struct irq_domain *domain;
  202. if (!max8998->irq) {
  203. dev_warn(max8998->dev,
  204. "No interrupt specified, no interrupts\n");
  205. return 0;
  206. }
  207. mutex_init(&max8998->irqlock);
  208. /* Mask the individual interrupt sources */
  209. for (i = 0; i < MAX8998_NUM_IRQ_REGS; i++) {
  210. max8998->irq_masks_cur[i] = 0xff;
  211. max8998->irq_masks_cache[i] = 0xff;
  212. max8998_write_reg(max8998->i2c, MAX8998_REG_IRQM1 + i, 0xff);
  213. }
  214. max8998_write_reg(max8998->i2c, MAX8998_REG_STATUSM1, 0xff);
  215. max8998_write_reg(max8998->i2c, MAX8998_REG_STATUSM2, 0xff);
  216. domain = irq_domain_add_simple(NULL, MAX8998_IRQ_NR,
  217. max8998->irq_base, &max8998_irq_domain_ops, max8998);
  218. if (!domain) {
  219. dev_err(max8998->dev, "could not create irq domain\n");
  220. return -ENODEV;
  221. }
  222. max8998->irq_domain = domain;
  223. ret = request_threaded_irq(max8998->irq, NULL, max8998_irq_thread,
  224. IRQF_TRIGGER_FALLING | IRQF_ONESHOT,
  225. "max8998-irq", max8998);
  226. if (ret) {
  227. dev_err(max8998->dev, "Failed to request IRQ %d: %d\n",
  228. max8998->irq, ret);
  229. return ret;
  230. }
  231. if (!max8998->ono)
  232. return 0;
  233. ret = request_threaded_irq(max8998->ono, NULL, max8998_irq_thread,
  234. IRQF_TRIGGER_FALLING | IRQF_TRIGGER_RISING |
  235. IRQF_ONESHOT, "max8998-ono", max8998);
  236. if (ret)
  237. dev_err(max8998->dev, "Failed to request IRQ %d: %d\n",
  238. max8998->ono, ret);
  239. return 0;
  240. }
  241. void max8998_irq_exit(struct max8998_dev *max8998)
  242. {
  243. if (max8998->ono)
  244. free_irq(max8998->ono, max8998);
  245. if (max8998->irq)
  246. free_irq(max8998->irq, max8998);
  247. }