tcs3472.c 9.3 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380
  1. /*
  2. * tcs3472.c - Support for TAOS TCS3472 color light-to-digital converter
  3. *
  4. * Copyright (c) 2013 Peter Meerwald <pmeerw@pmeerw.net>
  5. *
  6. * This file is subject to the terms and conditions of version 2 of
  7. * the GNU General Public License. See the file COPYING in the main
  8. * directory of this archive for more details.
  9. *
  10. * Color light sensor with 16-bit channels for red, green, blue, clear);
  11. * 7-bit I2C slave address 0x39 (TCS34721, TCS34723) or 0x29 (TCS34725,
  12. * TCS34727)
  13. *
  14. * TODO: interrupt support, thresholds, wait time
  15. */
  16. #include <linux/module.h>
  17. #include <linux/i2c.h>
  18. #include <linux/delay.h>
  19. #include <linux/pm.h>
  20. #include <linux/iio/iio.h>
  21. #include <linux/iio/sysfs.h>
  22. #include <linux/iio/trigger_consumer.h>
  23. #include <linux/iio/buffer.h>
  24. #include <linux/iio/triggered_buffer.h>
  25. #define TCS3472_DRV_NAME "tcs3472"
  26. #define TCS3472_COMMAND BIT(7)
  27. #define TCS3472_AUTO_INCR BIT(5)
  28. #define TCS3472_ENABLE (TCS3472_COMMAND | 0x00)
  29. #define TCS3472_ATIME (TCS3472_COMMAND | 0x01)
  30. #define TCS3472_WTIME (TCS3472_COMMAND | 0x03)
  31. #define TCS3472_AILT (TCS3472_COMMAND | 0x04)
  32. #define TCS3472_AIHT (TCS3472_COMMAND | 0x06)
  33. #define TCS3472_PERS (TCS3472_COMMAND | 0x0c)
  34. #define TCS3472_CONFIG (TCS3472_COMMAND | 0x0d)
  35. #define TCS3472_CONTROL (TCS3472_COMMAND | 0x0f)
  36. #define TCS3472_ID (TCS3472_COMMAND | 0x12)
  37. #define TCS3472_STATUS (TCS3472_COMMAND | 0x13)
  38. #define TCS3472_CDATA (TCS3472_COMMAND | TCS3472_AUTO_INCR | 0x14)
  39. #define TCS3472_RDATA (TCS3472_COMMAND | TCS3472_AUTO_INCR | 0x16)
  40. #define TCS3472_GDATA (TCS3472_COMMAND | TCS3472_AUTO_INCR | 0x18)
  41. #define TCS3472_BDATA (TCS3472_COMMAND | TCS3472_AUTO_INCR | 0x1a)
  42. #define TCS3472_STATUS_AVALID BIT(0)
  43. #define TCS3472_ENABLE_AEN BIT(1)
  44. #define TCS3472_ENABLE_PON BIT(0)
  45. #define TCS3472_CONTROL_AGAIN_MASK (BIT(0) | BIT(1))
  46. struct tcs3472_data {
  47. struct i2c_client *client;
  48. struct mutex lock;
  49. u8 enable;
  50. u8 control;
  51. u8 atime;
  52. u16 buffer[8]; /* 4 16-bit channels + 64-bit timestamp */
  53. };
  54. #define TCS3472_CHANNEL(_color, _si, _addr) { \
  55. .type = IIO_INTENSITY, \
  56. .modified = 1, \
  57. .info_mask_separate = BIT(IIO_CHAN_INFO_RAW), \
  58. .info_mask_shared_by_type = BIT(IIO_CHAN_INFO_CALIBSCALE) | \
  59. BIT(IIO_CHAN_INFO_INT_TIME), \
  60. .channel2 = IIO_MOD_LIGHT_##_color, \
  61. .address = _addr, \
  62. .scan_index = _si, \
  63. .scan_type = { \
  64. .sign = 'u', \
  65. .realbits = 16, \
  66. .storagebits = 16, \
  67. .endianness = IIO_CPU, \
  68. }, \
  69. }
  70. static const int tcs3472_agains[] = { 1, 4, 16, 60 };
  71. static const struct iio_chan_spec tcs3472_channels[] = {
  72. TCS3472_CHANNEL(CLEAR, 0, TCS3472_CDATA),
  73. TCS3472_CHANNEL(RED, 1, TCS3472_RDATA),
  74. TCS3472_CHANNEL(GREEN, 2, TCS3472_GDATA),
  75. TCS3472_CHANNEL(BLUE, 3, TCS3472_BDATA),
  76. IIO_CHAN_SOFT_TIMESTAMP(4),
  77. };
  78. static int tcs3472_req_data(struct tcs3472_data *data)
  79. {
  80. int tries = 50;
  81. int ret;
  82. while (tries--) {
  83. ret = i2c_smbus_read_byte_data(data->client, TCS3472_STATUS);
  84. if (ret < 0)
  85. return ret;
  86. if (ret & TCS3472_STATUS_AVALID)
  87. break;
  88. msleep(20);
  89. }
  90. if (tries < 0) {
  91. dev_err(&data->client->dev, "data not ready\n");
  92. return -EIO;
  93. }
  94. return 0;
  95. }
  96. static int tcs3472_read_raw(struct iio_dev *indio_dev,
  97. struct iio_chan_spec const *chan,
  98. int *val, int *val2, long mask)
  99. {
  100. struct tcs3472_data *data = iio_priv(indio_dev);
  101. int ret;
  102. switch (mask) {
  103. case IIO_CHAN_INFO_RAW:
  104. if (iio_buffer_enabled(indio_dev))
  105. return -EBUSY;
  106. mutex_lock(&data->lock);
  107. ret = tcs3472_req_data(data);
  108. if (ret < 0) {
  109. mutex_unlock(&data->lock);
  110. return ret;
  111. }
  112. ret = i2c_smbus_read_word_data(data->client, chan->address);
  113. mutex_unlock(&data->lock);
  114. if (ret < 0)
  115. return ret;
  116. *val = ret;
  117. return IIO_VAL_INT;
  118. case IIO_CHAN_INFO_CALIBSCALE:
  119. *val = tcs3472_agains[data->control &
  120. TCS3472_CONTROL_AGAIN_MASK];
  121. return IIO_VAL_INT;
  122. case IIO_CHAN_INFO_INT_TIME:
  123. *val = 0;
  124. *val2 = (256 - data->atime) * 2400;
  125. return IIO_VAL_INT_PLUS_MICRO;
  126. }
  127. return -EINVAL;
  128. }
  129. static int tcs3472_write_raw(struct iio_dev *indio_dev,
  130. struct iio_chan_spec const *chan,
  131. int val, int val2, long mask)
  132. {
  133. struct tcs3472_data *data = iio_priv(indio_dev);
  134. int i;
  135. switch (mask) {
  136. case IIO_CHAN_INFO_CALIBSCALE:
  137. if (val2 != 0)
  138. return -EINVAL;
  139. for (i = 0; i < ARRAY_SIZE(tcs3472_agains); i++) {
  140. if (val == tcs3472_agains[i]) {
  141. data->control &= ~TCS3472_CONTROL_AGAIN_MASK;
  142. data->control |= i;
  143. return i2c_smbus_write_byte_data(
  144. data->client, TCS3472_CONTROL,
  145. data->control);
  146. }
  147. }
  148. return -EINVAL;
  149. case IIO_CHAN_INFO_INT_TIME:
  150. if (val != 0)
  151. return -EINVAL;
  152. for (i = 0; i < 256; i++) {
  153. if (val2 == (256 - i) * 2400) {
  154. data->atime = i;
  155. return i2c_smbus_write_word_data(
  156. data->client, TCS3472_ATIME,
  157. data->atime);
  158. }
  159. }
  160. return -EINVAL;
  161. }
  162. return -EINVAL;
  163. }
  164. static irqreturn_t tcs3472_trigger_handler(int irq, void *p)
  165. {
  166. struct iio_poll_func *pf = p;
  167. struct iio_dev *indio_dev = pf->indio_dev;
  168. struct tcs3472_data *data = iio_priv(indio_dev);
  169. int i, j = 0;
  170. int ret = tcs3472_req_data(data);
  171. if (ret < 0)
  172. goto done;
  173. for_each_set_bit(i, indio_dev->active_scan_mask,
  174. indio_dev->masklength) {
  175. ret = i2c_smbus_read_word_data(data->client,
  176. TCS3472_CDATA + 2*i);
  177. if (ret < 0)
  178. goto done;
  179. data->buffer[j++] = ret;
  180. }
  181. iio_push_to_buffers_with_timestamp(indio_dev, data->buffer,
  182. iio_get_time_ns());
  183. done:
  184. iio_trigger_notify_done(indio_dev->trig);
  185. return IRQ_HANDLED;
  186. }
  187. static ssize_t tcs3472_show_int_time_available(struct device *dev,
  188. struct device_attribute *attr,
  189. char *buf)
  190. {
  191. size_t len = 0;
  192. int i;
  193. for (i = 1; i <= 256; i++)
  194. len += scnprintf(buf + len, PAGE_SIZE - len, "0.%06d ",
  195. 2400 * i);
  196. /* replace trailing space by newline */
  197. buf[len - 1] = '\n';
  198. return len;
  199. }
  200. static IIO_CONST_ATTR(calibscale_available, "1 4 16 60");
  201. static IIO_DEV_ATTR_INT_TIME_AVAIL(tcs3472_show_int_time_available);
  202. static struct attribute *tcs3472_attributes[] = {
  203. &iio_const_attr_calibscale_available.dev_attr.attr,
  204. &iio_dev_attr_integration_time_available.dev_attr.attr,
  205. NULL
  206. };
  207. static const struct attribute_group tcs3472_attribute_group = {
  208. .attrs = tcs3472_attributes,
  209. };
  210. static const struct iio_info tcs3472_info = {
  211. .read_raw = tcs3472_read_raw,
  212. .write_raw = tcs3472_write_raw,
  213. .attrs = &tcs3472_attribute_group,
  214. .driver_module = THIS_MODULE,
  215. };
  216. static int tcs3472_probe(struct i2c_client *client,
  217. const struct i2c_device_id *id)
  218. {
  219. struct tcs3472_data *data;
  220. struct iio_dev *indio_dev;
  221. int ret;
  222. indio_dev = devm_iio_device_alloc(&client->dev, sizeof(*data));
  223. if (indio_dev == NULL)
  224. return -ENOMEM;
  225. data = iio_priv(indio_dev);
  226. i2c_set_clientdata(client, indio_dev);
  227. data->client = client;
  228. mutex_init(&data->lock);
  229. indio_dev->dev.parent = &client->dev;
  230. indio_dev->info = &tcs3472_info;
  231. indio_dev->name = TCS3472_DRV_NAME;
  232. indio_dev->channels = tcs3472_channels;
  233. indio_dev->num_channels = ARRAY_SIZE(tcs3472_channels);
  234. indio_dev->modes = INDIO_DIRECT_MODE;
  235. ret = i2c_smbus_read_byte_data(data->client, TCS3472_ID);
  236. if (ret < 0)
  237. return ret;
  238. if (ret == 0x44)
  239. dev_info(&client->dev, "TCS34721/34725 found\n");
  240. else if (ret == 0x4d)
  241. dev_info(&client->dev, "TCS34723/34727 found\n");
  242. else
  243. return -ENODEV;
  244. ret = i2c_smbus_read_byte_data(data->client, TCS3472_CONTROL);
  245. if (ret < 0)
  246. return ret;
  247. data->control = ret;
  248. ret = i2c_smbus_read_byte_data(data->client, TCS3472_ATIME);
  249. if (ret < 0)
  250. return ret;
  251. data->atime = ret;
  252. ret = i2c_smbus_read_byte_data(data->client, TCS3472_ENABLE);
  253. if (ret < 0)
  254. return ret;
  255. /* enable device */
  256. data->enable = ret | TCS3472_ENABLE_PON | TCS3472_ENABLE_AEN;
  257. ret = i2c_smbus_write_byte_data(data->client, TCS3472_ENABLE,
  258. data->enable);
  259. if (ret < 0)
  260. return ret;
  261. ret = iio_triggered_buffer_setup(indio_dev, NULL,
  262. tcs3472_trigger_handler, NULL);
  263. if (ret < 0)
  264. return ret;
  265. ret = iio_device_register(indio_dev);
  266. if (ret < 0)
  267. goto buffer_cleanup;
  268. return 0;
  269. buffer_cleanup:
  270. iio_triggered_buffer_cleanup(indio_dev);
  271. return ret;
  272. }
  273. static int tcs3472_powerdown(struct tcs3472_data *data)
  274. {
  275. return i2c_smbus_write_byte_data(data->client, TCS3472_ENABLE,
  276. data->enable & ~(TCS3472_ENABLE_AEN | TCS3472_ENABLE_PON));
  277. }
  278. static int tcs3472_remove(struct i2c_client *client)
  279. {
  280. struct iio_dev *indio_dev = i2c_get_clientdata(client);
  281. iio_device_unregister(indio_dev);
  282. iio_triggered_buffer_cleanup(indio_dev);
  283. tcs3472_powerdown(iio_priv(indio_dev));
  284. return 0;
  285. }
  286. #ifdef CONFIG_PM_SLEEP
  287. static int tcs3472_suspend(struct device *dev)
  288. {
  289. struct tcs3472_data *data = iio_priv(i2c_get_clientdata(
  290. to_i2c_client(dev)));
  291. return tcs3472_powerdown(data);
  292. }
  293. static int tcs3472_resume(struct device *dev)
  294. {
  295. struct tcs3472_data *data = iio_priv(i2c_get_clientdata(
  296. to_i2c_client(dev)));
  297. return i2c_smbus_write_byte_data(data->client, TCS3472_ENABLE,
  298. data->enable | (TCS3472_ENABLE_AEN | TCS3472_ENABLE_PON));
  299. }
  300. #endif
  301. static SIMPLE_DEV_PM_OPS(tcs3472_pm_ops, tcs3472_suspend, tcs3472_resume);
  302. static const struct i2c_device_id tcs3472_id[] = {
  303. { "tcs3472", 0 },
  304. { }
  305. };
  306. MODULE_DEVICE_TABLE(i2c, tcs3472_id);
  307. static struct i2c_driver tcs3472_driver = {
  308. .driver = {
  309. .name = TCS3472_DRV_NAME,
  310. .pm = &tcs3472_pm_ops,
  311. .owner = THIS_MODULE,
  312. },
  313. .probe = tcs3472_probe,
  314. .remove = tcs3472_remove,
  315. .id_table = tcs3472_id,
  316. };
  317. module_i2c_driver(tcs3472_driver);
  318. MODULE_AUTHOR("Peter Meerwald <pmeerw@pmeerw.net>");
  319. MODULE_DESCRIPTION("TCS3472 color light sensors driver");
  320. MODULE_LICENSE("GPL");