radeon_connectors.c 81 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352135313541355135613571358135913601361136213631364136513661367136813691370137113721373137413751376137713781379138013811382138313841385138613871388138913901391139213931394139513961397139813991400140114021403140414051406140714081409141014111412141314141415141614171418141914201421142214231424142514261427142814291430143114321433143414351436143714381439144014411442144314441445144614471448144914501451145214531454145514561457145814591460146114621463146414651466146714681469147014711472147314741475147614771478147914801481148214831484148514861487148814891490149114921493149414951496149714981499150015011502150315041505150615071508150915101511151215131514151515161517151815191520152115221523152415251526152715281529153015311532153315341535153615371538153915401541154215431544154515461547154815491550155115521553155415551556155715581559156015611562156315641565156615671568156915701571157215731574157515761577157815791580158115821583158415851586158715881589159015911592159315941595159615971598159916001601160216031604160516061607160816091610161116121613161416151616161716181619162016211622162316241625162616271628162916301631163216331634163516361637163816391640164116421643164416451646164716481649165016511652165316541655165616571658165916601661166216631664166516661667166816691670167116721673167416751676167716781679168016811682168316841685168616871688168916901691169216931694169516961697169816991700170117021703170417051706170717081709171017111712171317141715171617171718171917201721172217231724172517261727172817291730173117321733173417351736173717381739174017411742174317441745174617471748174917501751175217531754175517561757175817591760176117621763176417651766176717681769177017711772177317741775177617771778177917801781178217831784178517861787178817891790179117921793179417951796179717981799180018011802180318041805180618071808180918101811181218131814181518161817181818191820182118221823182418251826182718281829183018311832183318341835183618371838183918401841184218431844184518461847184818491850185118521853185418551856185718581859186018611862186318641865186618671868186918701871187218731874187518761877187818791880188118821883188418851886188718881889189018911892189318941895189618971898189919001901190219031904190519061907190819091910191119121913191419151916191719181919192019211922192319241925192619271928192919301931193219331934193519361937193819391940194119421943194419451946194719481949195019511952195319541955195619571958195919601961196219631964196519661967196819691970197119721973197419751976197719781979198019811982198319841985198619871988198919901991199219931994199519961997199819992000200120022003200420052006200720082009201020112012201320142015201620172018201920202021202220232024202520262027202820292030203120322033203420352036203720382039204020412042204320442045204620472048204920502051205220532054205520562057205820592060206120622063206420652066206720682069207020712072207320742075207620772078207920802081208220832084208520862087208820892090209120922093209420952096209720982099210021012102210321042105210621072108210921102111211221132114211521162117211821192120212121222123212421252126212721282129213021312132213321342135213621372138213921402141214221432144214521462147214821492150215121522153215421552156215721582159216021612162216321642165216621672168216921702171217221732174217521762177217821792180218121822183218421852186218721882189219021912192219321942195219621972198219922002201220222032204220522062207220822092210221122122213221422152216221722182219222022212222222322242225222622272228222922302231223222332234223522362237223822392240224122422243224422452246224722482249225022512252225322542255225622572258225922602261226222632264226522662267226822692270227122722273227422752276227722782279228022812282228322842285228622872288228922902291229222932294229522962297229822992300230123022303230423052306230723082309231023112312231323142315231623172318231923202321232223232324232523262327232823292330233123322333233423352336233723382339234023412342234323442345234623472348234923502351235223532354235523562357235823592360236123622363236423652366236723682369237023712372237323742375237623772378237923802381238223832384238523862387238823892390239123922393239423952396239723982399240024012402240324042405240624072408240924102411241224132414241524162417241824192420242124222423242424252426242724282429243024312432243324342435243624372438243924402441244224432444244524462447244824492450245124522453245424552456245724582459246024612462246324642465
  1. /*
  2. * Copyright 2007-8 Advanced Micro Devices, Inc.
  3. * Copyright 2008 Red Hat Inc.
  4. *
  5. * Permission is hereby granted, free of charge, to any person obtaining a
  6. * copy of this software and associated documentation files (the "Software"),
  7. * to deal in the Software without restriction, including without limitation
  8. * the rights to use, copy, modify, merge, publish, distribute, sublicense,
  9. * and/or sell copies of the Software, and to permit persons to whom the
  10. * Software is furnished to do so, subject to the following conditions:
  11. *
  12. * The above copyright notice and this permission notice shall be included in
  13. * all copies or substantial portions of the Software.
  14. *
  15. * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
  16. * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
  17. * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
  18. * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
  19. * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
  20. * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
  21. * OTHER DEALINGS IN THE SOFTWARE.
  22. *
  23. * Authors: Dave Airlie
  24. * Alex Deucher
  25. */
  26. #include <drm/drmP.h>
  27. #include <drm/drm_edid.h>
  28. #include <drm/drm_crtc_helper.h>
  29. #include <drm/drm_fb_helper.h>
  30. #include <drm/drm_dp_mst_helper.h>
  31. #include <drm/radeon_drm.h>
  32. #include "radeon.h"
  33. #include "radeon_audio.h"
  34. #include "atom.h"
  35. #include <linux/pm_runtime.h>
  36. static int radeon_dp_handle_hpd(struct drm_connector *connector)
  37. {
  38. struct radeon_connector *radeon_connector = to_radeon_connector(connector);
  39. int ret;
  40. ret = radeon_dp_mst_check_status(radeon_connector);
  41. if (ret == -EINVAL)
  42. return 1;
  43. return 0;
  44. }
  45. void radeon_connector_hotplug(struct drm_connector *connector)
  46. {
  47. struct drm_device *dev = connector->dev;
  48. struct radeon_device *rdev = dev->dev_private;
  49. struct radeon_connector *radeon_connector = to_radeon_connector(connector);
  50. if (connector->connector_type == DRM_MODE_CONNECTOR_DisplayPort) {
  51. struct radeon_connector_atom_dig *dig_connector =
  52. radeon_connector->con_priv;
  53. if (radeon_connector->is_mst_connector)
  54. return;
  55. if (dig_connector->is_mst) {
  56. radeon_dp_handle_hpd(connector);
  57. return;
  58. }
  59. }
  60. /* bail if the connector does not have hpd pin, e.g.,
  61. * VGA, TV, etc.
  62. */
  63. if (radeon_connector->hpd.hpd == RADEON_HPD_NONE)
  64. return;
  65. radeon_hpd_set_polarity(rdev, radeon_connector->hpd.hpd);
  66. /* if the connector is already off, don't turn it back on */
  67. /* FIXME: This access isn't protected by any locks. */
  68. if (connector->dpms != DRM_MODE_DPMS_ON)
  69. return;
  70. /* just deal with DP (not eDP) here. */
  71. if (connector->connector_type == DRM_MODE_CONNECTOR_DisplayPort) {
  72. struct radeon_connector_atom_dig *dig_connector =
  73. radeon_connector->con_priv;
  74. /* if existing sink type was not DP no need to retrain */
  75. if (dig_connector->dp_sink_type != CONNECTOR_OBJECT_ID_DISPLAYPORT)
  76. return;
  77. /* first get sink type as it may be reset after (un)plug */
  78. dig_connector->dp_sink_type = radeon_dp_getsinktype(radeon_connector);
  79. /* don't do anything if sink is not display port, i.e.,
  80. * passive dp->(dvi|hdmi) adaptor
  81. */
  82. if (dig_connector->dp_sink_type == CONNECTOR_OBJECT_ID_DISPLAYPORT) {
  83. int saved_dpms = connector->dpms;
  84. /* Only turn off the display if it's physically disconnected */
  85. if (!radeon_hpd_sense(rdev, radeon_connector->hpd.hpd)) {
  86. drm_helper_connector_dpms(connector, DRM_MODE_DPMS_OFF);
  87. } else if (radeon_dp_needs_link_train(radeon_connector)) {
  88. /* set it to OFF so that drm_helper_connector_dpms()
  89. * won't return immediately since the current state
  90. * is ON at this point.
  91. */
  92. connector->dpms = DRM_MODE_DPMS_OFF;
  93. drm_helper_connector_dpms(connector, DRM_MODE_DPMS_ON);
  94. }
  95. connector->dpms = saved_dpms;
  96. }
  97. }
  98. }
  99. static void radeon_property_change_mode(struct drm_encoder *encoder)
  100. {
  101. struct drm_crtc *crtc = encoder->crtc;
  102. if (crtc && crtc->enabled) {
  103. drm_crtc_helper_set_mode(crtc, &crtc->mode,
  104. crtc->x, crtc->y, crtc->primary->fb);
  105. }
  106. }
  107. int radeon_get_monitor_bpc(struct drm_connector *connector)
  108. {
  109. struct drm_device *dev = connector->dev;
  110. struct radeon_device *rdev = dev->dev_private;
  111. struct radeon_connector *radeon_connector = to_radeon_connector(connector);
  112. struct radeon_connector_atom_dig *dig_connector;
  113. int bpc = 8;
  114. int mode_clock, max_tmds_clock;
  115. switch (connector->connector_type) {
  116. case DRM_MODE_CONNECTOR_DVII:
  117. case DRM_MODE_CONNECTOR_HDMIB:
  118. if (radeon_connector->use_digital) {
  119. if (drm_detect_hdmi_monitor(radeon_connector_edid(connector))) {
  120. if (connector->display_info.bpc)
  121. bpc = connector->display_info.bpc;
  122. }
  123. }
  124. break;
  125. case DRM_MODE_CONNECTOR_DVID:
  126. case DRM_MODE_CONNECTOR_HDMIA:
  127. if (drm_detect_hdmi_monitor(radeon_connector_edid(connector))) {
  128. if (connector->display_info.bpc)
  129. bpc = connector->display_info.bpc;
  130. }
  131. break;
  132. case DRM_MODE_CONNECTOR_DisplayPort:
  133. dig_connector = radeon_connector->con_priv;
  134. if ((dig_connector->dp_sink_type == CONNECTOR_OBJECT_ID_DISPLAYPORT) ||
  135. (dig_connector->dp_sink_type == CONNECTOR_OBJECT_ID_eDP) ||
  136. drm_detect_hdmi_monitor(radeon_connector_edid(connector))) {
  137. if (connector->display_info.bpc)
  138. bpc = connector->display_info.bpc;
  139. }
  140. break;
  141. case DRM_MODE_CONNECTOR_eDP:
  142. case DRM_MODE_CONNECTOR_LVDS:
  143. if (connector->display_info.bpc)
  144. bpc = connector->display_info.bpc;
  145. else if (ASIC_IS_DCE41(rdev) || ASIC_IS_DCE5(rdev)) {
  146. const struct drm_connector_helper_funcs *connector_funcs =
  147. connector->helper_private;
  148. struct drm_encoder *encoder = connector_funcs->best_encoder(connector);
  149. struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);
  150. struct radeon_encoder_atom_dig *dig = radeon_encoder->enc_priv;
  151. if (dig->lcd_misc & ATOM_PANEL_MISC_V13_6BIT_PER_COLOR)
  152. bpc = 6;
  153. else if (dig->lcd_misc & ATOM_PANEL_MISC_V13_8BIT_PER_COLOR)
  154. bpc = 8;
  155. }
  156. break;
  157. }
  158. if (drm_detect_hdmi_monitor(radeon_connector_edid(connector))) {
  159. /* hdmi deep color only implemented on DCE4+ */
  160. if ((bpc > 8) && !ASIC_IS_DCE4(rdev)) {
  161. DRM_DEBUG("%s: HDMI deep color %d bpc unsupported. Using 8 bpc.\n",
  162. connector->name, bpc);
  163. bpc = 8;
  164. }
  165. /*
  166. * Pre DCE-8 hw can't handle > 12 bpc, and more than 12 bpc doesn't make
  167. * much sense without support for > 12 bpc framebuffers. RGB 4:4:4 at
  168. * 12 bpc is always supported on hdmi deep color sinks, as this is
  169. * required by the HDMI-1.3 spec. Clamp to a safe 12 bpc maximum.
  170. */
  171. if (bpc > 12) {
  172. DRM_DEBUG("%s: HDMI deep color %d bpc unsupported. Using 12 bpc.\n",
  173. connector->name, bpc);
  174. bpc = 12;
  175. }
  176. /* Any defined maximum tmds clock limit we must not exceed? */
  177. if (connector->max_tmds_clock > 0) {
  178. /* mode_clock is clock in kHz for mode to be modeset on this connector */
  179. mode_clock = radeon_connector->pixelclock_for_modeset;
  180. /* Maximum allowable input clock in kHz */
  181. max_tmds_clock = connector->max_tmds_clock * 1000;
  182. DRM_DEBUG("%s: hdmi mode dotclock %d kHz, max tmds input clock %d kHz.\n",
  183. connector->name, mode_clock, max_tmds_clock);
  184. /* Check if bpc is within clock limit. Try to degrade gracefully otherwise */
  185. if ((bpc == 12) && (mode_clock * 3/2 > max_tmds_clock)) {
  186. if ((connector->display_info.edid_hdmi_dc_modes & DRM_EDID_HDMI_DC_30) &&
  187. (mode_clock * 5/4 <= max_tmds_clock))
  188. bpc = 10;
  189. else
  190. bpc = 8;
  191. DRM_DEBUG("%s: HDMI deep color 12 bpc exceeds max tmds clock. Using %d bpc.\n",
  192. connector->name, bpc);
  193. }
  194. if ((bpc == 10) && (mode_clock * 5/4 > max_tmds_clock)) {
  195. bpc = 8;
  196. DRM_DEBUG("%s: HDMI deep color 10 bpc exceeds max tmds clock. Using %d bpc.\n",
  197. connector->name, bpc);
  198. }
  199. }
  200. else if (bpc > 8) {
  201. /* max_tmds_clock missing, but hdmi spec mandates it for deep color. */
  202. DRM_DEBUG("%s: Required max tmds clock for HDMI deep color missing. Using 8 bpc.\n",
  203. connector->name);
  204. bpc = 8;
  205. }
  206. }
  207. if ((radeon_deep_color == 0) && (bpc > 8)) {
  208. DRM_DEBUG("%s: Deep color disabled. Set radeon module param deep_color=1 to enable.\n",
  209. connector->name);
  210. bpc = 8;
  211. }
  212. DRM_DEBUG("%s: Display bpc=%d, returned bpc=%d\n",
  213. connector->name, connector->display_info.bpc, bpc);
  214. return bpc;
  215. }
  216. static void
  217. radeon_connector_update_scratch_regs(struct drm_connector *connector, enum drm_connector_status status)
  218. {
  219. struct drm_device *dev = connector->dev;
  220. struct radeon_device *rdev = dev->dev_private;
  221. struct drm_encoder *best_encoder = NULL;
  222. struct drm_encoder *encoder = NULL;
  223. const struct drm_connector_helper_funcs *connector_funcs = connector->helper_private;
  224. bool connected;
  225. int i;
  226. best_encoder = connector_funcs->best_encoder(connector);
  227. for (i = 0; i < DRM_CONNECTOR_MAX_ENCODER; i++) {
  228. if (connector->encoder_ids[i] == 0)
  229. break;
  230. encoder = drm_encoder_find(connector->dev,
  231. connector->encoder_ids[i]);
  232. if (!encoder)
  233. continue;
  234. if ((encoder == best_encoder) && (status == connector_status_connected))
  235. connected = true;
  236. else
  237. connected = false;
  238. if (rdev->is_atom_bios)
  239. radeon_atombios_connected_scratch_regs(connector, encoder, connected);
  240. else
  241. radeon_combios_connected_scratch_regs(connector, encoder, connected);
  242. }
  243. }
  244. static struct drm_encoder *radeon_find_encoder(struct drm_connector *connector, int encoder_type)
  245. {
  246. struct drm_encoder *encoder;
  247. int i;
  248. for (i = 0; i < DRM_CONNECTOR_MAX_ENCODER; i++) {
  249. if (connector->encoder_ids[i] == 0)
  250. break;
  251. encoder = drm_encoder_find(connector->dev, connector->encoder_ids[i]);
  252. if (!encoder)
  253. continue;
  254. if (encoder->encoder_type == encoder_type)
  255. return encoder;
  256. }
  257. return NULL;
  258. }
  259. struct edid *radeon_connector_edid(struct drm_connector *connector)
  260. {
  261. struct radeon_connector *radeon_connector = to_radeon_connector(connector);
  262. struct drm_property_blob *edid_blob = connector->edid_blob_ptr;
  263. if (radeon_connector->edid) {
  264. return radeon_connector->edid;
  265. } else if (edid_blob) {
  266. struct edid *edid = kmemdup(edid_blob->data, edid_blob->length, GFP_KERNEL);
  267. if (edid)
  268. radeon_connector->edid = edid;
  269. }
  270. return radeon_connector->edid;
  271. }
  272. static void radeon_connector_get_edid(struct drm_connector *connector)
  273. {
  274. struct drm_device *dev = connector->dev;
  275. struct radeon_device *rdev = dev->dev_private;
  276. struct radeon_connector *radeon_connector = to_radeon_connector(connector);
  277. if (radeon_connector->edid)
  278. return;
  279. /* on hw with routers, select right port */
  280. if (radeon_connector->router.ddc_valid)
  281. radeon_router_select_ddc_port(radeon_connector);
  282. if ((radeon_connector_encoder_get_dp_bridge_encoder_id(connector) !=
  283. ENCODER_OBJECT_ID_NONE) &&
  284. radeon_connector->ddc_bus->has_aux) {
  285. radeon_connector->edid = drm_get_edid(connector,
  286. &radeon_connector->ddc_bus->aux.ddc);
  287. } else if ((connector->connector_type == DRM_MODE_CONNECTOR_DisplayPort) ||
  288. (connector->connector_type == DRM_MODE_CONNECTOR_eDP)) {
  289. struct radeon_connector_atom_dig *dig = radeon_connector->con_priv;
  290. if ((dig->dp_sink_type == CONNECTOR_OBJECT_ID_DISPLAYPORT ||
  291. dig->dp_sink_type == CONNECTOR_OBJECT_ID_eDP) &&
  292. radeon_connector->ddc_bus->has_aux)
  293. radeon_connector->edid = drm_get_edid(&radeon_connector->base,
  294. &radeon_connector->ddc_bus->aux.ddc);
  295. else if (radeon_connector->ddc_bus)
  296. radeon_connector->edid = drm_get_edid(&radeon_connector->base,
  297. &radeon_connector->ddc_bus->adapter);
  298. } else if (radeon_connector->ddc_bus) {
  299. radeon_connector->edid = drm_get_edid(&radeon_connector->base,
  300. &radeon_connector->ddc_bus->adapter);
  301. }
  302. if (!radeon_connector->edid) {
  303. /* don't fetch the edid from the vbios if ddc fails and runpm is
  304. * enabled so we report disconnected.
  305. */
  306. if ((rdev->flags & RADEON_IS_PX) && (radeon_runtime_pm != 0))
  307. return;
  308. if (rdev->is_atom_bios) {
  309. /* some laptops provide a hardcoded edid in rom for LCDs */
  310. if (((connector->connector_type == DRM_MODE_CONNECTOR_LVDS) ||
  311. (connector->connector_type == DRM_MODE_CONNECTOR_eDP)))
  312. radeon_connector->edid = radeon_bios_get_hardcoded_edid(rdev);
  313. } else {
  314. /* some servers provide a hardcoded edid in rom for KVMs */
  315. radeon_connector->edid = radeon_bios_get_hardcoded_edid(rdev);
  316. }
  317. }
  318. }
  319. static void radeon_connector_free_edid(struct drm_connector *connector)
  320. {
  321. struct radeon_connector *radeon_connector = to_radeon_connector(connector);
  322. if (radeon_connector->edid) {
  323. kfree(radeon_connector->edid);
  324. radeon_connector->edid = NULL;
  325. }
  326. }
  327. static int radeon_ddc_get_modes(struct drm_connector *connector)
  328. {
  329. struct radeon_connector *radeon_connector = to_radeon_connector(connector);
  330. int ret;
  331. if (radeon_connector->edid) {
  332. drm_mode_connector_update_edid_property(connector, radeon_connector->edid);
  333. ret = drm_add_edid_modes(connector, radeon_connector->edid);
  334. drm_edid_to_eld(connector, radeon_connector->edid);
  335. return ret;
  336. }
  337. drm_mode_connector_update_edid_property(connector, NULL);
  338. return 0;
  339. }
  340. static struct drm_encoder *radeon_best_single_encoder(struct drm_connector *connector)
  341. {
  342. int enc_id = connector->encoder_ids[0];
  343. /* pick the encoder ids */
  344. if (enc_id)
  345. return drm_encoder_find(connector->dev, enc_id);
  346. return NULL;
  347. }
  348. static void radeon_get_native_mode(struct drm_connector *connector)
  349. {
  350. struct drm_encoder *encoder = radeon_best_single_encoder(connector);
  351. struct radeon_encoder *radeon_encoder;
  352. if (encoder == NULL)
  353. return;
  354. radeon_encoder = to_radeon_encoder(encoder);
  355. if (!list_empty(&connector->probed_modes)) {
  356. struct drm_display_mode *preferred_mode =
  357. list_first_entry(&connector->probed_modes,
  358. struct drm_display_mode, head);
  359. radeon_encoder->native_mode = *preferred_mode;
  360. } else {
  361. radeon_encoder->native_mode.clock = 0;
  362. }
  363. }
  364. /*
  365. * radeon_connector_analog_encoder_conflict_solve
  366. * - search for other connectors sharing this encoder
  367. * if priority is true, then set them disconnected if this is connected
  368. * if priority is false, set us disconnected if they are connected
  369. */
  370. static enum drm_connector_status
  371. radeon_connector_analog_encoder_conflict_solve(struct drm_connector *connector,
  372. struct drm_encoder *encoder,
  373. enum drm_connector_status current_status,
  374. bool priority)
  375. {
  376. struct drm_device *dev = connector->dev;
  377. struct drm_connector *conflict;
  378. struct radeon_connector *radeon_conflict;
  379. int i;
  380. list_for_each_entry(conflict, &dev->mode_config.connector_list, head) {
  381. if (conflict == connector)
  382. continue;
  383. radeon_conflict = to_radeon_connector(conflict);
  384. for (i = 0; i < DRM_CONNECTOR_MAX_ENCODER; i++) {
  385. if (conflict->encoder_ids[i] == 0)
  386. break;
  387. /* if the IDs match */
  388. if (conflict->encoder_ids[i] == encoder->base.id) {
  389. if (conflict->status != connector_status_connected)
  390. continue;
  391. if (radeon_conflict->use_digital)
  392. continue;
  393. if (priority == true) {
  394. DRM_DEBUG_KMS("1: conflicting encoders switching off %s\n",
  395. conflict->name);
  396. DRM_DEBUG_KMS("in favor of %s\n",
  397. connector->name);
  398. conflict->status = connector_status_disconnected;
  399. radeon_connector_update_scratch_regs(conflict, connector_status_disconnected);
  400. } else {
  401. DRM_DEBUG_KMS("2: conflicting encoders switching off %s\n",
  402. connector->name);
  403. DRM_DEBUG_KMS("in favor of %s\n",
  404. conflict->name);
  405. current_status = connector_status_disconnected;
  406. }
  407. break;
  408. }
  409. }
  410. }
  411. return current_status;
  412. }
  413. static struct drm_display_mode *radeon_fp_native_mode(struct drm_encoder *encoder)
  414. {
  415. struct drm_device *dev = encoder->dev;
  416. struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);
  417. struct drm_display_mode *mode = NULL;
  418. struct drm_display_mode *native_mode = &radeon_encoder->native_mode;
  419. if (native_mode->hdisplay != 0 &&
  420. native_mode->vdisplay != 0 &&
  421. native_mode->clock != 0) {
  422. mode = drm_mode_duplicate(dev, native_mode);
  423. mode->type = DRM_MODE_TYPE_PREFERRED | DRM_MODE_TYPE_DRIVER;
  424. drm_mode_set_name(mode);
  425. DRM_DEBUG_KMS("Adding native panel mode %s\n", mode->name);
  426. } else if (native_mode->hdisplay != 0 &&
  427. native_mode->vdisplay != 0) {
  428. /* mac laptops without an edid */
  429. /* Note that this is not necessarily the exact panel mode,
  430. * but an approximation based on the cvt formula. For these
  431. * systems we should ideally read the mode info out of the
  432. * registers or add a mode table, but this works and is much
  433. * simpler.
  434. */
  435. mode = drm_cvt_mode(dev, native_mode->hdisplay, native_mode->vdisplay, 60, true, false, false);
  436. mode->type = DRM_MODE_TYPE_PREFERRED | DRM_MODE_TYPE_DRIVER;
  437. DRM_DEBUG_KMS("Adding cvt approximation of native panel mode %s\n", mode->name);
  438. }
  439. return mode;
  440. }
  441. static void radeon_add_common_modes(struct drm_encoder *encoder, struct drm_connector *connector)
  442. {
  443. struct drm_device *dev = encoder->dev;
  444. struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);
  445. struct drm_display_mode *mode = NULL;
  446. struct drm_display_mode *native_mode = &radeon_encoder->native_mode;
  447. int i;
  448. struct mode_size {
  449. int w;
  450. int h;
  451. } common_modes[17] = {
  452. { 640, 480},
  453. { 720, 480},
  454. { 800, 600},
  455. { 848, 480},
  456. {1024, 768},
  457. {1152, 768},
  458. {1280, 720},
  459. {1280, 800},
  460. {1280, 854},
  461. {1280, 960},
  462. {1280, 1024},
  463. {1440, 900},
  464. {1400, 1050},
  465. {1680, 1050},
  466. {1600, 1200},
  467. {1920, 1080},
  468. {1920, 1200}
  469. };
  470. for (i = 0; i < 17; i++) {
  471. if (radeon_encoder->devices & (ATOM_DEVICE_TV_SUPPORT)) {
  472. if (common_modes[i].w > 1024 ||
  473. common_modes[i].h > 768)
  474. continue;
  475. }
  476. if (radeon_encoder->devices & (ATOM_DEVICE_LCD_SUPPORT)) {
  477. if (common_modes[i].w > native_mode->hdisplay ||
  478. common_modes[i].h > native_mode->vdisplay ||
  479. (common_modes[i].w == native_mode->hdisplay &&
  480. common_modes[i].h == native_mode->vdisplay))
  481. continue;
  482. }
  483. if (common_modes[i].w < 320 || common_modes[i].h < 200)
  484. continue;
  485. mode = drm_cvt_mode(dev, common_modes[i].w, common_modes[i].h, 60, false, false, false);
  486. drm_mode_probed_add(connector, mode);
  487. }
  488. }
  489. static int radeon_connector_set_property(struct drm_connector *connector, struct drm_property *property,
  490. uint64_t val)
  491. {
  492. struct drm_device *dev = connector->dev;
  493. struct radeon_device *rdev = dev->dev_private;
  494. struct drm_encoder *encoder;
  495. struct radeon_encoder *radeon_encoder;
  496. if (property == rdev->mode_info.coherent_mode_property) {
  497. struct radeon_encoder_atom_dig *dig;
  498. bool new_coherent_mode;
  499. /* need to find digital encoder on connector */
  500. encoder = radeon_find_encoder(connector, DRM_MODE_ENCODER_TMDS);
  501. if (!encoder)
  502. return 0;
  503. radeon_encoder = to_radeon_encoder(encoder);
  504. if (!radeon_encoder->enc_priv)
  505. return 0;
  506. dig = radeon_encoder->enc_priv;
  507. new_coherent_mode = val ? true : false;
  508. if (dig->coherent_mode != new_coherent_mode) {
  509. dig->coherent_mode = new_coherent_mode;
  510. radeon_property_change_mode(&radeon_encoder->base);
  511. }
  512. }
  513. if (property == rdev->mode_info.audio_property) {
  514. struct radeon_connector *radeon_connector = to_radeon_connector(connector);
  515. /* need to find digital encoder on connector */
  516. encoder = radeon_find_encoder(connector, DRM_MODE_ENCODER_TMDS);
  517. if (!encoder)
  518. return 0;
  519. radeon_encoder = to_radeon_encoder(encoder);
  520. if (radeon_connector->audio != val) {
  521. radeon_connector->audio = val;
  522. radeon_property_change_mode(&radeon_encoder->base);
  523. }
  524. }
  525. if (property == rdev->mode_info.dither_property) {
  526. struct radeon_connector *radeon_connector = to_radeon_connector(connector);
  527. /* need to find digital encoder on connector */
  528. encoder = radeon_find_encoder(connector, DRM_MODE_ENCODER_TMDS);
  529. if (!encoder)
  530. return 0;
  531. radeon_encoder = to_radeon_encoder(encoder);
  532. if (radeon_connector->dither != val) {
  533. radeon_connector->dither = val;
  534. radeon_property_change_mode(&radeon_encoder->base);
  535. }
  536. }
  537. if (property == rdev->mode_info.underscan_property) {
  538. /* need to find digital encoder on connector */
  539. encoder = radeon_find_encoder(connector, DRM_MODE_ENCODER_TMDS);
  540. if (!encoder)
  541. return 0;
  542. radeon_encoder = to_radeon_encoder(encoder);
  543. if (radeon_encoder->underscan_type != val) {
  544. radeon_encoder->underscan_type = val;
  545. radeon_property_change_mode(&radeon_encoder->base);
  546. }
  547. }
  548. if (property == rdev->mode_info.underscan_hborder_property) {
  549. /* need to find digital encoder on connector */
  550. encoder = radeon_find_encoder(connector, DRM_MODE_ENCODER_TMDS);
  551. if (!encoder)
  552. return 0;
  553. radeon_encoder = to_radeon_encoder(encoder);
  554. if (radeon_encoder->underscan_hborder != val) {
  555. radeon_encoder->underscan_hborder = val;
  556. radeon_property_change_mode(&radeon_encoder->base);
  557. }
  558. }
  559. if (property == rdev->mode_info.underscan_vborder_property) {
  560. /* need to find digital encoder on connector */
  561. encoder = radeon_find_encoder(connector, DRM_MODE_ENCODER_TMDS);
  562. if (!encoder)
  563. return 0;
  564. radeon_encoder = to_radeon_encoder(encoder);
  565. if (radeon_encoder->underscan_vborder != val) {
  566. radeon_encoder->underscan_vborder = val;
  567. radeon_property_change_mode(&radeon_encoder->base);
  568. }
  569. }
  570. if (property == rdev->mode_info.tv_std_property) {
  571. encoder = radeon_find_encoder(connector, DRM_MODE_ENCODER_TVDAC);
  572. if (!encoder) {
  573. encoder = radeon_find_encoder(connector, DRM_MODE_ENCODER_DAC);
  574. }
  575. if (!encoder)
  576. return 0;
  577. radeon_encoder = to_radeon_encoder(encoder);
  578. if (!radeon_encoder->enc_priv)
  579. return 0;
  580. if (ASIC_IS_AVIVO(rdev) || radeon_r4xx_atom) {
  581. struct radeon_encoder_atom_dac *dac_int;
  582. dac_int = radeon_encoder->enc_priv;
  583. dac_int->tv_std = val;
  584. } else {
  585. struct radeon_encoder_tv_dac *dac_int;
  586. dac_int = radeon_encoder->enc_priv;
  587. dac_int->tv_std = val;
  588. }
  589. radeon_property_change_mode(&radeon_encoder->base);
  590. }
  591. if (property == rdev->mode_info.load_detect_property) {
  592. struct radeon_connector *radeon_connector =
  593. to_radeon_connector(connector);
  594. if (val == 0)
  595. radeon_connector->dac_load_detect = false;
  596. else
  597. radeon_connector->dac_load_detect = true;
  598. }
  599. if (property == rdev->mode_info.tmds_pll_property) {
  600. struct radeon_encoder_int_tmds *tmds = NULL;
  601. bool ret = false;
  602. /* need to find digital encoder on connector */
  603. encoder = radeon_find_encoder(connector, DRM_MODE_ENCODER_TMDS);
  604. if (!encoder)
  605. return 0;
  606. radeon_encoder = to_radeon_encoder(encoder);
  607. tmds = radeon_encoder->enc_priv;
  608. if (!tmds)
  609. return 0;
  610. if (val == 0) {
  611. if (rdev->is_atom_bios)
  612. ret = radeon_atombios_get_tmds_info(radeon_encoder, tmds);
  613. else
  614. ret = radeon_legacy_get_tmds_info_from_combios(radeon_encoder, tmds);
  615. }
  616. if (val == 1 || ret == false) {
  617. radeon_legacy_get_tmds_info_from_table(radeon_encoder, tmds);
  618. }
  619. radeon_property_change_mode(&radeon_encoder->base);
  620. }
  621. if (property == dev->mode_config.scaling_mode_property) {
  622. enum radeon_rmx_type rmx_type;
  623. if (connector->encoder)
  624. radeon_encoder = to_radeon_encoder(connector->encoder);
  625. else {
  626. const struct drm_connector_helper_funcs *connector_funcs = connector->helper_private;
  627. radeon_encoder = to_radeon_encoder(connector_funcs->best_encoder(connector));
  628. }
  629. switch (val) {
  630. default:
  631. case DRM_MODE_SCALE_NONE: rmx_type = RMX_OFF; break;
  632. case DRM_MODE_SCALE_CENTER: rmx_type = RMX_CENTER; break;
  633. case DRM_MODE_SCALE_ASPECT: rmx_type = RMX_ASPECT; break;
  634. case DRM_MODE_SCALE_FULLSCREEN: rmx_type = RMX_FULL; break;
  635. }
  636. if (radeon_encoder->rmx_type == rmx_type)
  637. return 0;
  638. if ((rmx_type != DRM_MODE_SCALE_NONE) &&
  639. (radeon_encoder->native_mode.clock == 0))
  640. return 0;
  641. radeon_encoder->rmx_type = rmx_type;
  642. radeon_property_change_mode(&radeon_encoder->base);
  643. }
  644. if (property == rdev->mode_info.output_csc_property) {
  645. if (connector->encoder)
  646. radeon_encoder = to_radeon_encoder(connector->encoder);
  647. else {
  648. const struct drm_connector_helper_funcs *connector_funcs = connector->helper_private;
  649. radeon_encoder = to_radeon_encoder(connector_funcs->best_encoder(connector));
  650. }
  651. if (radeon_encoder->output_csc == val)
  652. return 0;
  653. radeon_encoder->output_csc = val;
  654. if (connector->encoder->crtc) {
  655. struct drm_crtc *crtc = connector->encoder->crtc;
  656. const struct drm_crtc_helper_funcs *crtc_funcs = crtc->helper_private;
  657. struct radeon_crtc *radeon_crtc = to_radeon_crtc(crtc);
  658. radeon_crtc->output_csc = radeon_encoder->output_csc;
  659. (*crtc_funcs->load_lut)(crtc);
  660. }
  661. }
  662. return 0;
  663. }
  664. static void radeon_fixup_lvds_native_mode(struct drm_encoder *encoder,
  665. struct drm_connector *connector)
  666. {
  667. struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);
  668. struct drm_display_mode *native_mode = &radeon_encoder->native_mode;
  669. struct drm_display_mode *t, *mode;
  670. /* If the EDID preferred mode doesn't match the native mode, use it */
  671. list_for_each_entry_safe(mode, t, &connector->probed_modes, head) {
  672. if (mode->type & DRM_MODE_TYPE_PREFERRED) {
  673. if (mode->hdisplay != native_mode->hdisplay ||
  674. mode->vdisplay != native_mode->vdisplay)
  675. memcpy(native_mode, mode, sizeof(*mode));
  676. }
  677. }
  678. /* Try to get native mode details from EDID if necessary */
  679. if (!native_mode->clock) {
  680. list_for_each_entry_safe(mode, t, &connector->probed_modes, head) {
  681. if (mode->hdisplay == native_mode->hdisplay &&
  682. mode->vdisplay == native_mode->vdisplay) {
  683. *native_mode = *mode;
  684. drm_mode_set_crtcinfo(native_mode, CRTC_INTERLACE_HALVE_V);
  685. DRM_DEBUG_KMS("Determined LVDS native mode details from EDID\n");
  686. break;
  687. }
  688. }
  689. }
  690. if (!native_mode->clock) {
  691. DRM_DEBUG_KMS("No LVDS native mode details, disabling RMX\n");
  692. radeon_encoder->rmx_type = RMX_OFF;
  693. }
  694. }
  695. static int radeon_lvds_get_modes(struct drm_connector *connector)
  696. {
  697. struct drm_encoder *encoder;
  698. int ret = 0;
  699. struct drm_display_mode *mode;
  700. radeon_connector_get_edid(connector);
  701. ret = radeon_ddc_get_modes(connector);
  702. if (ret > 0) {
  703. encoder = radeon_best_single_encoder(connector);
  704. if (encoder) {
  705. radeon_fixup_lvds_native_mode(encoder, connector);
  706. /* add scaled modes */
  707. radeon_add_common_modes(encoder, connector);
  708. }
  709. return ret;
  710. }
  711. encoder = radeon_best_single_encoder(connector);
  712. if (!encoder)
  713. return 0;
  714. /* we have no EDID modes */
  715. mode = radeon_fp_native_mode(encoder);
  716. if (mode) {
  717. ret = 1;
  718. drm_mode_probed_add(connector, mode);
  719. /* add the width/height from vbios tables if available */
  720. connector->display_info.width_mm = mode->width_mm;
  721. connector->display_info.height_mm = mode->height_mm;
  722. /* add scaled modes */
  723. radeon_add_common_modes(encoder, connector);
  724. }
  725. return ret;
  726. }
  727. static int radeon_lvds_mode_valid(struct drm_connector *connector,
  728. struct drm_display_mode *mode)
  729. {
  730. struct drm_encoder *encoder = radeon_best_single_encoder(connector);
  731. if ((mode->hdisplay < 320) || (mode->vdisplay < 240))
  732. return MODE_PANEL;
  733. if (encoder) {
  734. struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);
  735. struct drm_display_mode *native_mode = &radeon_encoder->native_mode;
  736. /* AVIVO hardware supports downscaling modes larger than the panel
  737. * to the panel size, but I'm not sure this is desirable.
  738. */
  739. if ((mode->hdisplay > native_mode->hdisplay) ||
  740. (mode->vdisplay > native_mode->vdisplay))
  741. return MODE_PANEL;
  742. /* if scaling is disabled, block non-native modes */
  743. if (radeon_encoder->rmx_type == RMX_OFF) {
  744. if ((mode->hdisplay != native_mode->hdisplay) ||
  745. (mode->vdisplay != native_mode->vdisplay))
  746. return MODE_PANEL;
  747. }
  748. }
  749. return MODE_OK;
  750. }
  751. static enum drm_connector_status
  752. radeon_lvds_detect(struct drm_connector *connector, bool force)
  753. {
  754. struct drm_device *dev = connector->dev;
  755. struct radeon_device *rdev = dev->dev_private;
  756. struct radeon_connector *radeon_connector = to_radeon_connector(connector);
  757. struct drm_encoder *encoder = radeon_best_single_encoder(connector);
  758. enum drm_connector_status ret = connector_status_disconnected;
  759. int r;
  760. r = pm_runtime_get_sync(connector->dev->dev);
  761. if (r < 0)
  762. return connector_status_disconnected;
  763. if (encoder) {
  764. struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);
  765. struct drm_display_mode *native_mode = &radeon_encoder->native_mode;
  766. /* check if panel is valid */
  767. if (native_mode->hdisplay >= 320 && native_mode->vdisplay >= 240)
  768. ret = connector_status_connected;
  769. /* don't fetch the edid from the vbios if ddc fails and runpm is
  770. * enabled so we report disconnected.
  771. */
  772. if ((rdev->flags & RADEON_IS_PX) && (radeon_runtime_pm != 0))
  773. ret = connector_status_disconnected;
  774. }
  775. /* check for edid as well */
  776. radeon_connector_get_edid(connector);
  777. if (radeon_connector->edid)
  778. ret = connector_status_connected;
  779. /* check acpi lid status ??? */
  780. radeon_connector_update_scratch_regs(connector, ret);
  781. pm_runtime_mark_last_busy(connector->dev->dev);
  782. pm_runtime_put_autosuspend(connector->dev->dev);
  783. return ret;
  784. }
  785. static void radeon_connector_destroy(struct drm_connector *connector)
  786. {
  787. struct radeon_connector *radeon_connector = to_radeon_connector(connector);
  788. radeon_connector_free_edid(connector);
  789. kfree(radeon_connector->con_priv);
  790. drm_connector_unregister(connector);
  791. drm_connector_cleanup(connector);
  792. kfree(connector);
  793. }
  794. static int radeon_lvds_set_property(struct drm_connector *connector,
  795. struct drm_property *property,
  796. uint64_t value)
  797. {
  798. struct drm_device *dev = connector->dev;
  799. struct radeon_encoder *radeon_encoder;
  800. enum radeon_rmx_type rmx_type;
  801. DRM_DEBUG_KMS("\n");
  802. if (property != dev->mode_config.scaling_mode_property)
  803. return 0;
  804. if (connector->encoder)
  805. radeon_encoder = to_radeon_encoder(connector->encoder);
  806. else {
  807. const struct drm_connector_helper_funcs *connector_funcs = connector->helper_private;
  808. radeon_encoder = to_radeon_encoder(connector_funcs->best_encoder(connector));
  809. }
  810. switch (value) {
  811. case DRM_MODE_SCALE_NONE: rmx_type = RMX_OFF; break;
  812. case DRM_MODE_SCALE_CENTER: rmx_type = RMX_CENTER; break;
  813. case DRM_MODE_SCALE_ASPECT: rmx_type = RMX_ASPECT; break;
  814. default:
  815. case DRM_MODE_SCALE_FULLSCREEN: rmx_type = RMX_FULL; break;
  816. }
  817. if (radeon_encoder->rmx_type == rmx_type)
  818. return 0;
  819. radeon_encoder->rmx_type = rmx_type;
  820. radeon_property_change_mode(&radeon_encoder->base);
  821. return 0;
  822. }
  823. static const struct drm_connector_helper_funcs radeon_lvds_connector_helper_funcs = {
  824. .get_modes = radeon_lvds_get_modes,
  825. .mode_valid = radeon_lvds_mode_valid,
  826. .best_encoder = radeon_best_single_encoder,
  827. };
  828. static const struct drm_connector_funcs radeon_lvds_connector_funcs = {
  829. .dpms = drm_helper_connector_dpms,
  830. .detect = radeon_lvds_detect,
  831. .fill_modes = drm_helper_probe_single_connector_modes,
  832. .destroy = radeon_connector_destroy,
  833. .set_property = radeon_lvds_set_property,
  834. };
  835. static int radeon_vga_get_modes(struct drm_connector *connector)
  836. {
  837. int ret;
  838. radeon_connector_get_edid(connector);
  839. ret = radeon_ddc_get_modes(connector);
  840. radeon_get_native_mode(connector);
  841. return ret;
  842. }
  843. static int radeon_vga_mode_valid(struct drm_connector *connector,
  844. struct drm_display_mode *mode)
  845. {
  846. struct drm_device *dev = connector->dev;
  847. struct radeon_device *rdev = dev->dev_private;
  848. /* XXX check mode bandwidth */
  849. if ((mode->clock / 10) > rdev->clock.max_pixel_clock)
  850. return MODE_CLOCK_HIGH;
  851. return MODE_OK;
  852. }
  853. static enum drm_connector_status
  854. radeon_vga_detect(struct drm_connector *connector, bool force)
  855. {
  856. struct drm_device *dev = connector->dev;
  857. struct radeon_device *rdev = dev->dev_private;
  858. struct radeon_connector *radeon_connector = to_radeon_connector(connector);
  859. struct drm_encoder *encoder;
  860. const struct drm_encoder_helper_funcs *encoder_funcs;
  861. bool dret = false;
  862. enum drm_connector_status ret = connector_status_disconnected;
  863. int r;
  864. r = pm_runtime_get_sync(connector->dev->dev);
  865. if (r < 0)
  866. return connector_status_disconnected;
  867. encoder = radeon_best_single_encoder(connector);
  868. if (!encoder)
  869. ret = connector_status_disconnected;
  870. if (radeon_connector->ddc_bus)
  871. dret = radeon_ddc_probe(radeon_connector, false);
  872. if (dret) {
  873. radeon_connector->detected_by_load = false;
  874. radeon_connector_free_edid(connector);
  875. radeon_connector_get_edid(connector);
  876. if (!radeon_connector->edid) {
  877. DRM_ERROR("%s: probed a monitor but no|invalid EDID\n",
  878. connector->name);
  879. ret = connector_status_connected;
  880. } else {
  881. radeon_connector->use_digital =
  882. !!(radeon_connector->edid->input & DRM_EDID_INPUT_DIGITAL);
  883. /* some oems have boards with separate digital and analog connectors
  884. * with a shared ddc line (often vga + hdmi)
  885. */
  886. if (radeon_connector->use_digital && radeon_connector->shared_ddc) {
  887. radeon_connector_free_edid(connector);
  888. ret = connector_status_disconnected;
  889. } else {
  890. ret = connector_status_connected;
  891. }
  892. }
  893. } else {
  894. /* if we aren't forcing don't do destructive polling */
  895. if (!force) {
  896. /* only return the previous status if we last
  897. * detected a monitor via load.
  898. */
  899. if (radeon_connector->detected_by_load)
  900. ret = connector->status;
  901. goto out;
  902. }
  903. if (radeon_connector->dac_load_detect && encoder) {
  904. encoder_funcs = encoder->helper_private;
  905. ret = encoder_funcs->detect(encoder, connector);
  906. if (ret != connector_status_disconnected)
  907. radeon_connector->detected_by_load = true;
  908. }
  909. }
  910. if (ret == connector_status_connected)
  911. ret = radeon_connector_analog_encoder_conflict_solve(connector, encoder, ret, true);
  912. /* RN50 and some RV100 asics in servers often have a hardcoded EDID in the
  913. * vbios to deal with KVMs. If we have one and are not able to detect a monitor
  914. * by other means, assume the CRT is connected and use that EDID.
  915. */
  916. if ((!rdev->is_atom_bios) &&
  917. (ret == connector_status_disconnected) &&
  918. rdev->mode_info.bios_hardcoded_edid_size) {
  919. ret = connector_status_connected;
  920. }
  921. radeon_connector_update_scratch_regs(connector, ret);
  922. out:
  923. pm_runtime_mark_last_busy(connector->dev->dev);
  924. pm_runtime_put_autosuspend(connector->dev->dev);
  925. return ret;
  926. }
  927. static const struct drm_connector_helper_funcs radeon_vga_connector_helper_funcs = {
  928. .get_modes = radeon_vga_get_modes,
  929. .mode_valid = radeon_vga_mode_valid,
  930. .best_encoder = radeon_best_single_encoder,
  931. };
  932. static const struct drm_connector_funcs radeon_vga_connector_funcs = {
  933. .dpms = drm_helper_connector_dpms,
  934. .detect = radeon_vga_detect,
  935. .fill_modes = drm_helper_probe_single_connector_modes,
  936. .destroy = radeon_connector_destroy,
  937. .set_property = radeon_connector_set_property,
  938. };
  939. static int radeon_tv_get_modes(struct drm_connector *connector)
  940. {
  941. struct drm_device *dev = connector->dev;
  942. struct radeon_device *rdev = dev->dev_private;
  943. struct drm_display_mode *tv_mode;
  944. struct drm_encoder *encoder;
  945. encoder = radeon_best_single_encoder(connector);
  946. if (!encoder)
  947. return 0;
  948. /* avivo chips can scale any mode */
  949. if (rdev->family >= CHIP_RS600)
  950. /* add scaled modes */
  951. radeon_add_common_modes(encoder, connector);
  952. else {
  953. /* only 800x600 is supported right now on pre-avivo chips */
  954. tv_mode = drm_cvt_mode(dev, 800, 600, 60, false, false, false);
  955. tv_mode->type = DRM_MODE_TYPE_DRIVER | DRM_MODE_TYPE_PREFERRED;
  956. drm_mode_probed_add(connector, tv_mode);
  957. }
  958. return 1;
  959. }
  960. static int radeon_tv_mode_valid(struct drm_connector *connector,
  961. struct drm_display_mode *mode)
  962. {
  963. if ((mode->hdisplay > 1024) || (mode->vdisplay > 768))
  964. return MODE_CLOCK_RANGE;
  965. return MODE_OK;
  966. }
  967. static enum drm_connector_status
  968. radeon_tv_detect(struct drm_connector *connector, bool force)
  969. {
  970. struct drm_encoder *encoder;
  971. const struct drm_encoder_helper_funcs *encoder_funcs;
  972. struct radeon_connector *radeon_connector = to_radeon_connector(connector);
  973. enum drm_connector_status ret = connector_status_disconnected;
  974. int r;
  975. if (!radeon_connector->dac_load_detect)
  976. return ret;
  977. r = pm_runtime_get_sync(connector->dev->dev);
  978. if (r < 0)
  979. return connector_status_disconnected;
  980. encoder = radeon_best_single_encoder(connector);
  981. if (!encoder)
  982. ret = connector_status_disconnected;
  983. else {
  984. encoder_funcs = encoder->helper_private;
  985. ret = encoder_funcs->detect(encoder, connector);
  986. }
  987. if (ret == connector_status_connected)
  988. ret = radeon_connector_analog_encoder_conflict_solve(connector, encoder, ret, false);
  989. radeon_connector_update_scratch_regs(connector, ret);
  990. pm_runtime_mark_last_busy(connector->dev->dev);
  991. pm_runtime_put_autosuspend(connector->dev->dev);
  992. return ret;
  993. }
  994. static const struct drm_connector_helper_funcs radeon_tv_connector_helper_funcs = {
  995. .get_modes = radeon_tv_get_modes,
  996. .mode_valid = radeon_tv_mode_valid,
  997. .best_encoder = radeon_best_single_encoder,
  998. };
  999. static const struct drm_connector_funcs radeon_tv_connector_funcs = {
  1000. .dpms = drm_helper_connector_dpms,
  1001. .detect = radeon_tv_detect,
  1002. .fill_modes = drm_helper_probe_single_connector_modes,
  1003. .destroy = radeon_connector_destroy,
  1004. .set_property = radeon_connector_set_property,
  1005. };
  1006. static bool radeon_check_hpd_status_unchanged(struct drm_connector *connector)
  1007. {
  1008. struct drm_device *dev = connector->dev;
  1009. struct radeon_device *rdev = dev->dev_private;
  1010. struct radeon_connector *radeon_connector = to_radeon_connector(connector);
  1011. enum drm_connector_status status;
  1012. /* We only trust HPD on R600 and newer ASICS. */
  1013. if (rdev->family >= CHIP_R600
  1014. && radeon_connector->hpd.hpd != RADEON_HPD_NONE) {
  1015. if (radeon_hpd_sense(rdev, radeon_connector->hpd.hpd))
  1016. status = connector_status_connected;
  1017. else
  1018. status = connector_status_disconnected;
  1019. if (connector->status == status)
  1020. return true;
  1021. }
  1022. return false;
  1023. }
  1024. /*
  1025. * DVI is complicated
  1026. * Do a DDC probe, if DDC probe passes, get the full EDID so
  1027. * we can do analog/digital monitor detection at this point.
  1028. * If the monitor is an analog monitor or we got no DDC,
  1029. * we need to find the DAC encoder object for this connector.
  1030. * If we got no DDC, we do load detection on the DAC encoder object.
  1031. * If we got analog DDC or load detection passes on the DAC encoder
  1032. * we have to check if this analog encoder is shared with anyone else (TV)
  1033. * if its shared we have to set the other connector to disconnected.
  1034. */
  1035. static enum drm_connector_status
  1036. radeon_dvi_detect(struct drm_connector *connector, bool force)
  1037. {
  1038. struct drm_device *dev = connector->dev;
  1039. struct radeon_device *rdev = dev->dev_private;
  1040. struct radeon_connector *radeon_connector = to_radeon_connector(connector);
  1041. struct drm_encoder *encoder = NULL;
  1042. const struct drm_encoder_helper_funcs *encoder_funcs;
  1043. int i, r;
  1044. enum drm_connector_status ret = connector_status_disconnected;
  1045. bool dret = false, broken_edid = false;
  1046. r = pm_runtime_get_sync(connector->dev->dev);
  1047. if (r < 0)
  1048. return connector_status_disconnected;
  1049. if (!force && radeon_check_hpd_status_unchanged(connector)) {
  1050. ret = connector->status;
  1051. goto exit;
  1052. }
  1053. if (radeon_connector->ddc_bus)
  1054. dret = radeon_ddc_probe(radeon_connector, false);
  1055. if (dret) {
  1056. radeon_connector->detected_by_load = false;
  1057. radeon_connector_free_edid(connector);
  1058. radeon_connector_get_edid(connector);
  1059. if (!radeon_connector->edid) {
  1060. DRM_ERROR("%s: probed a monitor but no|invalid EDID\n",
  1061. connector->name);
  1062. /* rs690 seems to have a problem with connectors not existing and always
  1063. * return a block of 0's. If we see this just stop polling on this output */
  1064. if ((rdev->family == CHIP_RS690 || rdev->family == CHIP_RS740) &&
  1065. radeon_connector->base.null_edid_counter) {
  1066. ret = connector_status_disconnected;
  1067. DRM_ERROR("%s: detected RS690 floating bus bug, stopping ddc detect\n",
  1068. connector->name);
  1069. radeon_connector->ddc_bus = NULL;
  1070. } else {
  1071. ret = connector_status_connected;
  1072. broken_edid = true; /* defer use_digital to later */
  1073. }
  1074. } else {
  1075. radeon_connector->use_digital =
  1076. !!(radeon_connector->edid->input & DRM_EDID_INPUT_DIGITAL);
  1077. /* some oems have boards with separate digital and analog connectors
  1078. * with a shared ddc line (often vga + hdmi)
  1079. */
  1080. if ((!radeon_connector->use_digital) && radeon_connector->shared_ddc) {
  1081. radeon_connector_free_edid(connector);
  1082. ret = connector_status_disconnected;
  1083. } else {
  1084. ret = connector_status_connected;
  1085. }
  1086. /* This gets complicated. We have boards with VGA + HDMI with a
  1087. * shared DDC line and we have boards with DVI-D + HDMI with a shared
  1088. * DDC line. The latter is more complex because with DVI<->HDMI adapters
  1089. * you don't really know what's connected to which port as both are digital.
  1090. */
  1091. if (radeon_connector->shared_ddc && (ret == connector_status_connected)) {
  1092. struct drm_connector *list_connector;
  1093. struct radeon_connector *list_radeon_connector;
  1094. list_for_each_entry(list_connector, &dev->mode_config.connector_list, head) {
  1095. if (connector == list_connector)
  1096. continue;
  1097. list_radeon_connector = to_radeon_connector(list_connector);
  1098. if (list_radeon_connector->shared_ddc &&
  1099. (list_radeon_connector->ddc_bus->rec.i2c_id ==
  1100. radeon_connector->ddc_bus->rec.i2c_id)) {
  1101. /* cases where both connectors are digital */
  1102. if (list_connector->connector_type != DRM_MODE_CONNECTOR_VGA) {
  1103. /* hpd is our only option in this case */
  1104. if (!radeon_hpd_sense(rdev, radeon_connector->hpd.hpd)) {
  1105. radeon_connector_free_edid(connector);
  1106. ret = connector_status_disconnected;
  1107. }
  1108. }
  1109. }
  1110. }
  1111. }
  1112. }
  1113. }
  1114. if ((ret == connector_status_connected) && (radeon_connector->use_digital == true))
  1115. goto out;
  1116. /* DVI-D and HDMI-A are digital only */
  1117. if ((connector->connector_type == DRM_MODE_CONNECTOR_DVID) ||
  1118. (connector->connector_type == DRM_MODE_CONNECTOR_HDMIA))
  1119. goto out;
  1120. /* if we aren't forcing don't do destructive polling */
  1121. if (!force) {
  1122. /* only return the previous status if we last
  1123. * detected a monitor via load.
  1124. */
  1125. if (radeon_connector->detected_by_load)
  1126. ret = connector->status;
  1127. goto out;
  1128. }
  1129. /* find analog encoder */
  1130. if (radeon_connector->dac_load_detect) {
  1131. for (i = 0; i < DRM_CONNECTOR_MAX_ENCODER; i++) {
  1132. if (connector->encoder_ids[i] == 0)
  1133. break;
  1134. encoder = drm_encoder_find(connector->dev,
  1135. connector->encoder_ids[i]);
  1136. if (!encoder)
  1137. continue;
  1138. if (encoder->encoder_type != DRM_MODE_ENCODER_DAC &&
  1139. encoder->encoder_type != DRM_MODE_ENCODER_TVDAC)
  1140. continue;
  1141. encoder_funcs = encoder->helper_private;
  1142. if (encoder_funcs->detect) {
  1143. if (!broken_edid) {
  1144. if (ret != connector_status_connected) {
  1145. /* deal with analog monitors without DDC */
  1146. ret = encoder_funcs->detect(encoder, connector);
  1147. if (ret == connector_status_connected) {
  1148. radeon_connector->use_digital = false;
  1149. }
  1150. if (ret != connector_status_disconnected)
  1151. radeon_connector->detected_by_load = true;
  1152. }
  1153. } else {
  1154. enum drm_connector_status lret;
  1155. /* assume digital unless load detected otherwise */
  1156. radeon_connector->use_digital = true;
  1157. lret = encoder_funcs->detect(encoder, connector);
  1158. DRM_DEBUG_KMS("load_detect %x returned: %x\n",encoder->encoder_type,lret);
  1159. if (lret == connector_status_connected)
  1160. radeon_connector->use_digital = false;
  1161. }
  1162. break;
  1163. }
  1164. }
  1165. }
  1166. if ((ret == connector_status_connected) && (radeon_connector->use_digital == false) &&
  1167. encoder) {
  1168. ret = radeon_connector_analog_encoder_conflict_solve(connector, encoder, ret, true);
  1169. }
  1170. /* RN50 and some RV100 asics in servers often have a hardcoded EDID in the
  1171. * vbios to deal with KVMs. If we have one and are not able to detect a monitor
  1172. * by other means, assume the DFP is connected and use that EDID. In most
  1173. * cases the DVI port is actually a virtual KVM port connected to the service
  1174. * processor.
  1175. */
  1176. out:
  1177. if ((!rdev->is_atom_bios) &&
  1178. (ret == connector_status_disconnected) &&
  1179. rdev->mode_info.bios_hardcoded_edid_size) {
  1180. radeon_connector->use_digital = true;
  1181. ret = connector_status_connected;
  1182. }
  1183. /* updated in get modes as well since we need to know if it's analog or digital */
  1184. radeon_connector_update_scratch_regs(connector, ret);
  1185. if (radeon_audio != 0)
  1186. radeon_audio_detect(connector, ret);
  1187. exit:
  1188. pm_runtime_mark_last_busy(connector->dev->dev);
  1189. pm_runtime_put_autosuspend(connector->dev->dev);
  1190. return ret;
  1191. }
  1192. /* okay need to be smart in here about which encoder to pick */
  1193. static struct drm_encoder *radeon_dvi_encoder(struct drm_connector *connector)
  1194. {
  1195. int enc_id = connector->encoder_ids[0];
  1196. struct radeon_connector *radeon_connector = to_radeon_connector(connector);
  1197. struct drm_encoder *encoder;
  1198. int i;
  1199. for (i = 0; i < DRM_CONNECTOR_MAX_ENCODER; i++) {
  1200. if (connector->encoder_ids[i] == 0)
  1201. break;
  1202. encoder = drm_encoder_find(connector->dev, connector->encoder_ids[i]);
  1203. if (!encoder)
  1204. continue;
  1205. if (radeon_connector->use_digital == true) {
  1206. if (encoder->encoder_type == DRM_MODE_ENCODER_TMDS)
  1207. return encoder;
  1208. } else {
  1209. if (encoder->encoder_type == DRM_MODE_ENCODER_DAC ||
  1210. encoder->encoder_type == DRM_MODE_ENCODER_TVDAC)
  1211. return encoder;
  1212. }
  1213. }
  1214. /* see if we have a default encoder TODO */
  1215. /* then check use digitial */
  1216. /* pick the first one */
  1217. if (enc_id)
  1218. return drm_encoder_find(connector->dev, enc_id);
  1219. return NULL;
  1220. }
  1221. static void radeon_dvi_force(struct drm_connector *connector)
  1222. {
  1223. struct radeon_connector *radeon_connector = to_radeon_connector(connector);
  1224. if (connector->force == DRM_FORCE_ON)
  1225. radeon_connector->use_digital = false;
  1226. if (connector->force == DRM_FORCE_ON_DIGITAL)
  1227. radeon_connector->use_digital = true;
  1228. }
  1229. static int radeon_dvi_mode_valid(struct drm_connector *connector,
  1230. struct drm_display_mode *mode)
  1231. {
  1232. struct drm_device *dev = connector->dev;
  1233. struct radeon_device *rdev = dev->dev_private;
  1234. struct radeon_connector *radeon_connector = to_radeon_connector(connector);
  1235. /* XXX check mode bandwidth */
  1236. /* clocks over 135 MHz have heat issues with DVI on RV100 */
  1237. if (radeon_connector->use_digital &&
  1238. (rdev->family == CHIP_RV100) &&
  1239. (mode->clock > 135000))
  1240. return MODE_CLOCK_HIGH;
  1241. if (radeon_connector->use_digital && (mode->clock > 165000)) {
  1242. if ((radeon_connector->connector_object_id == CONNECTOR_OBJECT_ID_DUAL_LINK_DVI_I) ||
  1243. (radeon_connector->connector_object_id == CONNECTOR_OBJECT_ID_DUAL_LINK_DVI_D) ||
  1244. (radeon_connector->connector_object_id == CONNECTOR_OBJECT_ID_HDMI_TYPE_B))
  1245. return MODE_OK;
  1246. else if (ASIC_IS_DCE6(rdev) && drm_detect_hdmi_monitor(radeon_connector_edid(connector))) {
  1247. /* HDMI 1.3+ supports max clock of 340 Mhz */
  1248. if (mode->clock > 340000)
  1249. return MODE_CLOCK_HIGH;
  1250. else
  1251. return MODE_OK;
  1252. } else {
  1253. return MODE_CLOCK_HIGH;
  1254. }
  1255. }
  1256. /* check against the max pixel clock */
  1257. if ((mode->clock / 10) > rdev->clock.max_pixel_clock)
  1258. return MODE_CLOCK_HIGH;
  1259. return MODE_OK;
  1260. }
  1261. static const struct drm_connector_helper_funcs radeon_dvi_connector_helper_funcs = {
  1262. .get_modes = radeon_vga_get_modes,
  1263. .mode_valid = radeon_dvi_mode_valid,
  1264. .best_encoder = radeon_dvi_encoder,
  1265. };
  1266. static const struct drm_connector_funcs radeon_dvi_connector_funcs = {
  1267. .dpms = drm_helper_connector_dpms,
  1268. .detect = radeon_dvi_detect,
  1269. .fill_modes = drm_helper_probe_single_connector_modes,
  1270. .set_property = radeon_connector_set_property,
  1271. .destroy = radeon_connector_destroy,
  1272. .force = radeon_dvi_force,
  1273. };
  1274. static int radeon_dp_get_modes(struct drm_connector *connector)
  1275. {
  1276. struct radeon_connector *radeon_connector = to_radeon_connector(connector);
  1277. struct radeon_connector_atom_dig *radeon_dig_connector = radeon_connector->con_priv;
  1278. struct drm_encoder *encoder = radeon_best_single_encoder(connector);
  1279. int ret;
  1280. if ((connector->connector_type == DRM_MODE_CONNECTOR_eDP) ||
  1281. (connector->connector_type == DRM_MODE_CONNECTOR_LVDS)) {
  1282. struct drm_display_mode *mode;
  1283. if (connector->connector_type == DRM_MODE_CONNECTOR_eDP) {
  1284. if (!radeon_dig_connector->edp_on)
  1285. atombios_set_edp_panel_power(connector,
  1286. ATOM_TRANSMITTER_ACTION_POWER_ON);
  1287. radeon_connector_get_edid(connector);
  1288. ret = radeon_ddc_get_modes(connector);
  1289. if (!radeon_dig_connector->edp_on)
  1290. atombios_set_edp_panel_power(connector,
  1291. ATOM_TRANSMITTER_ACTION_POWER_OFF);
  1292. } else {
  1293. /* need to setup ddc on the bridge */
  1294. if (radeon_connector_encoder_get_dp_bridge_encoder_id(connector) !=
  1295. ENCODER_OBJECT_ID_NONE) {
  1296. if (encoder)
  1297. radeon_atom_ext_encoder_setup_ddc(encoder);
  1298. }
  1299. radeon_connector_get_edid(connector);
  1300. ret = radeon_ddc_get_modes(connector);
  1301. }
  1302. if (ret > 0) {
  1303. if (encoder) {
  1304. radeon_fixup_lvds_native_mode(encoder, connector);
  1305. /* add scaled modes */
  1306. radeon_add_common_modes(encoder, connector);
  1307. }
  1308. return ret;
  1309. }
  1310. if (!encoder)
  1311. return 0;
  1312. /* we have no EDID modes */
  1313. mode = radeon_fp_native_mode(encoder);
  1314. if (mode) {
  1315. ret = 1;
  1316. drm_mode_probed_add(connector, mode);
  1317. /* add the width/height from vbios tables if available */
  1318. connector->display_info.width_mm = mode->width_mm;
  1319. connector->display_info.height_mm = mode->height_mm;
  1320. /* add scaled modes */
  1321. radeon_add_common_modes(encoder, connector);
  1322. }
  1323. } else {
  1324. /* need to setup ddc on the bridge */
  1325. if (radeon_connector_encoder_get_dp_bridge_encoder_id(connector) !=
  1326. ENCODER_OBJECT_ID_NONE) {
  1327. if (encoder)
  1328. radeon_atom_ext_encoder_setup_ddc(encoder);
  1329. }
  1330. radeon_connector_get_edid(connector);
  1331. ret = radeon_ddc_get_modes(connector);
  1332. radeon_get_native_mode(connector);
  1333. }
  1334. return ret;
  1335. }
  1336. u16 radeon_connector_encoder_get_dp_bridge_encoder_id(struct drm_connector *connector)
  1337. {
  1338. struct drm_encoder *encoder;
  1339. struct radeon_encoder *radeon_encoder;
  1340. int i;
  1341. for (i = 0; i < DRM_CONNECTOR_MAX_ENCODER; i++) {
  1342. if (connector->encoder_ids[i] == 0)
  1343. break;
  1344. encoder = drm_encoder_find(connector->dev, connector->encoder_ids[i]);
  1345. if (!encoder)
  1346. continue;
  1347. radeon_encoder = to_radeon_encoder(encoder);
  1348. switch (radeon_encoder->encoder_id) {
  1349. case ENCODER_OBJECT_ID_TRAVIS:
  1350. case ENCODER_OBJECT_ID_NUTMEG:
  1351. return radeon_encoder->encoder_id;
  1352. default:
  1353. break;
  1354. }
  1355. }
  1356. return ENCODER_OBJECT_ID_NONE;
  1357. }
  1358. static bool radeon_connector_encoder_is_hbr2(struct drm_connector *connector)
  1359. {
  1360. struct drm_encoder *encoder;
  1361. struct radeon_encoder *radeon_encoder;
  1362. int i;
  1363. bool found = false;
  1364. for (i = 0; i < DRM_CONNECTOR_MAX_ENCODER; i++) {
  1365. if (connector->encoder_ids[i] == 0)
  1366. break;
  1367. encoder = drm_encoder_find(connector->dev, connector->encoder_ids[i]);
  1368. if (!encoder)
  1369. continue;
  1370. radeon_encoder = to_radeon_encoder(encoder);
  1371. if (radeon_encoder->caps & ATOM_ENCODER_CAP_RECORD_HBR2)
  1372. found = true;
  1373. }
  1374. return found;
  1375. }
  1376. bool radeon_connector_is_dp12_capable(struct drm_connector *connector)
  1377. {
  1378. struct drm_device *dev = connector->dev;
  1379. struct radeon_device *rdev = dev->dev_private;
  1380. if (ASIC_IS_DCE5(rdev) &&
  1381. (rdev->clock.default_dispclk >= 53900) &&
  1382. radeon_connector_encoder_is_hbr2(connector)) {
  1383. return true;
  1384. }
  1385. return false;
  1386. }
  1387. static enum drm_connector_status
  1388. radeon_dp_detect(struct drm_connector *connector, bool force)
  1389. {
  1390. struct drm_device *dev = connector->dev;
  1391. struct radeon_device *rdev = dev->dev_private;
  1392. struct radeon_connector *radeon_connector = to_radeon_connector(connector);
  1393. enum drm_connector_status ret = connector_status_disconnected;
  1394. struct radeon_connector_atom_dig *radeon_dig_connector = radeon_connector->con_priv;
  1395. struct drm_encoder *encoder = radeon_best_single_encoder(connector);
  1396. int r;
  1397. if (radeon_dig_connector->is_mst)
  1398. return connector_status_disconnected;
  1399. r = pm_runtime_get_sync(connector->dev->dev);
  1400. if (r < 0)
  1401. return connector_status_disconnected;
  1402. if (!force && radeon_check_hpd_status_unchanged(connector)) {
  1403. ret = connector->status;
  1404. goto out;
  1405. }
  1406. radeon_connector_free_edid(connector);
  1407. if ((connector->connector_type == DRM_MODE_CONNECTOR_eDP) ||
  1408. (connector->connector_type == DRM_MODE_CONNECTOR_LVDS)) {
  1409. if (encoder) {
  1410. struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);
  1411. struct drm_display_mode *native_mode = &radeon_encoder->native_mode;
  1412. /* check if panel is valid */
  1413. if (native_mode->hdisplay >= 320 && native_mode->vdisplay >= 240)
  1414. ret = connector_status_connected;
  1415. /* don't fetch the edid from the vbios if ddc fails and runpm is
  1416. * enabled so we report disconnected.
  1417. */
  1418. if ((rdev->flags & RADEON_IS_PX) && (radeon_runtime_pm != 0))
  1419. ret = connector_status_disconnected;
  1420. }
  1421. /* eDP is always DP */
  1422. radeon_dig_connector->dp_sink_type = CONNECTOR_OBJECT_ID_DISPLAYPORT;
  1423. if (!radeon_dig_connector->edp_on)
  1424. atombios_set_edp_panel_power(connector,
  1425. ATOM_TRANSMITTER_ACTION_POWER_ON);
  1426. if (radeon_dp_getdpcd(radeon_connector))
  1427. ret = connector_status_connected;
  1428. if (!radeon_dig_connector->edp_on)
  1429. atombios_set_edp_panel_power(connector,
  1430. ATOM_TRANSMITTER_ACTION_POWER_OFF);
  1431. } else if (radeon_connector_encoder_get_dp_bridge_encoder_id(connector) !=
  1432. ENCODER_OBJECT_ID_NONE) {
  1433. /* DP bridges are always DP */
  1434. radeon_dig_connector->dp_sink_type = CONNECTOR_OBJECT_ID_DISPLAYPORT;
  1435. /* get the DPCD from the bridge */
  1436. radeon_dp_getdpcd(radeon_connector);
  1437. if (encoder) {
  1438. /* setup ddc on the bridge */
  1439. radeon_atom_ext_encoder_setup_ddc(encoder);
  1440. /* bridge chips are always aux */
  1441. if (radeon_ddc_probe(radeon_connector, true)) /* try DDC */
  1442. ret = connector_status_connected;
  1443. else if (radeon_connector->dac_load_detect) { /* try load detection */
  1444. const struct drm_encoder_helper_funcs *encoder_funcs = encoder->helper_private;
  1445. ret = encoder_funcs->detect(encoder, connector);
  1446. }
  1447. }
  1448. } else {
  1449. radeon_dig_connector->dp_sink_type = radeon_dp_getsinktype(radeon_connector);
  1450. if (radeon_hpd_sense(rdev, radeon_connector->hpd.hpd)) {
  1451. ret = connector_status_connected;
  1452. if (radeon_dig_connector->dp_sink_type == CONNECTOR_OBJECT_ID_DISPLAYPORT) {
  1453. radeon_dp_getdpcd(radeon_connector);
  1454. r = radeon_dp_mst_probe(radeon_connector);
  1455. if (r == 1)
  1456. ret = connector_status_disconnected;
  1457. }
  1458. } else {
  1459. if (radeon_dig_connector->dp_sink_type == CONNECTOR_OBJECT_ID_DISPLAYPORT) {
  1460. if (radeon_dp_getdpcd(radeon_connector)) {
  1461. r = radeon_dp_mst_probe(radeon_connector);
  1462. if (r == 1)
  1463. ret = connector_status_disconnected;
  1464. else
  1465. ret = connector_status_connected;
  1466. }
  1467. } else {
  1468. /* try non-aux ddc (DP to DVI/HDMI/etc. adapter) */
  1469. if (radeon_ddc_probe(radeon_connector, false))
  1470. ret = connector_status_connected;
  1471. }
  1472. }
  1473. }
  1474. radeon_connector_update_scratch_regs(connector, ret);
  1475. if (radeon_audio != 0)
  1476. radeon_audio_detect(connector, ret);
  1477. out:
  1478. pm_runtime_mark_last_busy(connector->dev->dev);
  1479. pm_runtime_put_autosuspend(connector->dev->dev);
  1480. return ret;
  1481. }
  1482. static int radeon_dp_mode_valid(struct drm_connector *connector,
  1483. struct drm_display_mode *mode)
  1484. {
  1485. struct drm_device *dev = connector->dev;
  1486. struct radeon_device *rdev = dev->dev_private;
  1487. struct radeon_connector *radeon_connector = to_radeon_connector(connector);
  1488. struct radeon_connector_atom_dig *radeon_dig_connector = radeon_connector->con_priv;
  1489. /* XXX check mode bandwidth */
  1490. if ((connector->connector_type == DRM_MODE_CONNECTOR_eDP) ||
  1491. (connector->connector_type == DRM_MODE_CONNECTOR_LVDS)) {
  1492. struct drm_encoder *encoder = radeon_best_single_encoder(connector);
  1493. if ((mode->hdisplay < 320) || (mode->vdisplay < 240))
  1494. return MODE_PANEL;
  1495. if (encoder) {
  1496. struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);
  1497. struct drm_display_mode *native_mode = &radeon_encoder->native_mode;
  1498. /* AVIVO hardware supports downscaling modes larger than the panel
  1499. * to the panel size, but I'm not sure this is desirable.
  1500. */
  1501. if ((mode->hdisplay > native_mode->hdisplay) ||
  1502. (mode->vdisplay > native_mode->vdisplay))
  1503. return MODE_PANEL;
  1504. /* if scaling is disabled, block non-native modes */
  1505. if (radeon_encoder->rmx_type == RMX_OFF) {
  1506. if ((mode->hdisplay != native_mode->hdisplay) ||
  1507. (mode->vdisplay != native_mode->vdisplay))
  1508. return MODE_PANEL;
  1509. }
  1510. }
  1511. } else {
  1512. if ((radeon_dig_connector->dp_sink_type == CONNECTOR_OBJECT_ID_DISPLAYPORT) ||
  1513. (radeon_dig_connector->dp_sink_type == CONNECTOR_OBJECT_ID_eDP)) {
  1514. return radeon_dp_mode_valid_helper(connector, mode);
  1515. } else {
  1516. if (ASIC_IS_DCE6(rdev) && drm_detect_hdmi_monitor(radeon_connector_edid(connector))) {
  1517. /* HDMI 1.3+ supports max clock of 340 Mhz */
  1518. if (mode->clock > 340000)
  1519. return MODE_CLOCK_HIGH;
  1520. } else {
  1521. if (mode->clock > 165000)
  1522. return MODE_CLOCK_HIGH;
  1523. }
  1524. }
  1525. }
  1526. return MODE_OK;
  1527. }
  1528. static const struct drm_connector_helper_funcs radeon_dp_connector_helper_funcs = {
  1529. .get_modes = radeon_dp_get_modes,
  1530. .mode_valid = radeon_dp_mode_valid,
  1531. .best_encoder = radeon_dvi_encoder,
  1532. };
  1533. static const struct drm_connector_funcs radeon_dp_connector_funcs = {
  1534. .dpms = drm_helper_connector_dpms,
  1535. .detect = radeon_dp_detect,
  1536. .fill_modes = drm_helper_probe_single_connector_modes,
  1537. .set_property = radeon_connector_set_property,
  1538. .destroy = radeon_connector_destroy,
  1539. .force = radeon_dvi_force,
  1540. };
  1541. static const struct drm_connector_funcs radeon_edp_connector_funcs = {
  1542. .dpms = drm_helper_connector_dpms,
  1543. .detect = radeon_dp_detect,
  1544. .fill_modes = drm_helper_probe_single_connector_modes,
  1545. .set_property = radeon_lvds_set_property,
  1546. .destroy = radeon_connector_destroy,
  1547. .force = radeon_dvi_force,
  1548. };
  1549. static const struct drm_connector_funcs radeon_lvds_bridge_connector_funcs = {
  1550. .dpms = drm_helper_connector_dpms,
  1551. .detect = radeon_dp_detect,
  1552. .fill_modes = drm_helper_probe_single_connector_modes,
  1553. .set_property = radeon_lvds_set_property,
  1554. .destroy = radeon_connector_destroy,
  1555. .force = radeon_dvi_force,
  1556. };
  1557. void
  1558. radeon_add_atom_connector(struct drm_device *dev,
  1559. uint32_t connector_id,
  1560. uint32_t supported_device,
  1561. int connector_type,
  1562. struct radeon_i2c_bus_rec *i2c_bus,
  1563. uint32_t igp_lane_info,
  1564. uint16_t connector_object_id,
  1565. struct radeon_hpd *hpd,
  1566. struct radeon_router *router)
  1567. {
  1568. struct radeon_device *rdev = dev->dev_private;
  1569. struct drm_connector *connector;
  1570. struct radeon_connector *radeon_connector;
  1571. struct radeon_connector_atom_dig *radeon_dig_connector;
  1572. struct drm_encoder *encoder;
  1573. struct radeon_encoder *radeon_encoder;
  1574. uint32_t subpixel_order = SubPixelNone;
  1575. bool shared_ddc = false;
  1576. bool is_dp_bridge = false;
  1577. bool has_aux = false;
  1578. if (connector_type == DRM_MODE_CONNECTOR_Unknown)
  1579. return;
  1580. /* if the user selected tv=0 don't try and add the connector */
  1581. if (((connector_type == DRM_MODE_CONNECTOR_SVIDEO) ||
  1582. (connector_type == DRM_MODE_CONNECTOR_Composite) ||
  1583. (connector_type == DRM_MODE_CONNECTOR_9PinDIN)) &&
  1584. (radeon_tv == 0))
  1585. return;
  1586. /* see if we already added it */
  1587. list_for_each_entry(connector, &dev->mode_config.connector_list, head) {
  1588. radeon_connector = to_radeon_connector(connector);
  1589. if (radeon_connector->connector_id == connector_id) {
  1590. radeon_connector->devices |= supported_device;
  1591. return;
  1592. }
  1593. if (radeon_connector->ddc_bus && i2c_bus->valid) {
  1594. if (radeon_connector->ddc_bus->rec.i2c_id == i2c_bus->i2c_id) {
  1595. radeon_connector->shared_ddc = true;
  1596. shared_ddc = true;
  1597. }
  1598. if (radeon_connector->router_bus && router->ddc_valid &&
  1599. (radeon_connector->router.router_id == router->router_id)) {
  1600. radeon_connector->shared_ddc = false;
  1601. shared_ddc = false;
  1602. }
  1603. }
  1604. }
  1605. /* check if it's a dp bridge */
  1606. list_for_each_entry(encoder, &dev->mode_config.encoder_list, head) {
  1607. radeon_encoder = to_radeon_encoder(encoder);
  1608. if (radeon_encoder->devices & supported_device) {
  1609. switch (radeon_encoder->encoder_id) {
  1610. case ENCODER_OBJECT_ID_TRAVIS:
  1611. case ENCODER_OBJECT_ID_NUTMEG:
  1612. is_dp_bridge = true;
  1613. break;
  1614. default:
  1615. break;
  1616. }
  1617. }
  1618. }
  1619. radeon_connector = kzalloc(sizeof(struct radeon_connector), GFP_KERNEL);
  1620. if (!radeon_connector)
  1621. return;
  1622. connector = &radeon_connector->base;
  1623. radeon_connector->connector_id = connector_id;
  1624. radeon_connector->devices = supported_device;
  1625. radeon_connector->shared_ddc = shared_ddc;
  1626. radeon_connector->connector_object_id = connector_object_id;
  1627. radeon_connector->hpd = *hpd;
  1628. radeon_connector->router = *router;
  1629. if (router->ddc_valid || router->cd_valid) {
  1630. radeon_connector->router_bus = radeon_i2c_lookup(rdev, &router->i2c_info);
  1631. if (!radeon_connector->router_bus)
  1632. DRM_ERROR("Failed to assign router i2c bus! Check dmesg for i2c errors.\n");
  1633. }
  1634. if (is_dp_bridge) {
  1635. radeon_dig_connector = kzalloc(sizeof(struct radeon_connector_atom_dig), GFP_KERNEL);
  1636. if (!radeon_dig_connector)
  1637. goto failed;
  1638. radeon_dig_connector->igp_lane_info = igp_lane_info;
  1639. radeon_connector->con_priv = radeon_dig_connector;
  1640. if (i2c_bus->valid) {
  1641. radeon_connector->ddc_bus = radeon_i2c_lookup(rdev, i2c_bus);
  1642. if (radeon_connector->ddc_bus)
  1643. has_aux = true;
  1644. else
  1645. DRM_ERROR("DP: Failed to assign ddc bus! Check dmesg for i2c errors.\n");
  1646. }
  1647. switch (connector_type) {
  1648. case DRM_MODE_CONNECTOR_VGA:
  1649. case DRM_MODE_CONNECTOR_DVIA:
  1650. default:
  1651. drm_connector_init(dev, &radeon_connector->base,
  1652. &radeon_dp_connector_funcs, connector_type);
  1653. drm_connector_helper_add(&radeon_connector->base,
  1654. &radeon_dp_connector_helper_funcs);
  1655. connector->interlace_allowed = true;
  1656. connector->doublescan_allowed = true;
  1657. radeon_connector->dac_load_detect = true;
  1658. drm_object_attach_property(&radeon_connector->base.base,
  1659. rdev->mode_info.load_detect_property,
  1660. 1);
  1661. drm_object_attach_property(&radeon_connector->base.base,
  1662. dev->mode_config.scaling_mode_property,
  1663. DRM_MODE_SCALE_NONE);
  1664. if (ASIC_IS_DCE5(rdev))
  1665. drm_object_attach_property(&radeon_connector->base.base,
  1666. rdev->mode_info.output_csc_property,
  1667. RADEON_OUTPUT_CSC_BYPASS);
  1668. break;
  1669. case DRM_MODE_CONNECTOR_DVII:
  1670. case DRM_MODE_CONNECTOR_DVID:
  1671. case DRM_MODE_CONNECTOR_HDMIA:
  1672. case DRM_MODE_CONNECTOR_HDMIB:
  1673. case DRM_MODE_CONNECTOR_DisplayPort:
  1674. drm_connector_init(dev, &radeon_connector->base,
  1675. &radeon_dp_connector_funcs, connector_type);
  1676. drm_connector_helper_add(&radeon_connector->base,
  1677. &radeon_dp_connector_helper_funcs);
  1678. drm_object_attach_property(&radeon_connector->base.base,
  1679. rdev->mode_info.underscan_property,
  1680. UNDERSCAN_OFF);
  1681. drm_object_attach_property(&radeon_connector->base.base,
  1682. rdev->mode_info.underscan_hborder_property,
  1683. 0);
  1684. drm_object_attach_property(&radeon_connector->base.base,
  1685. rdev->mode_info.underscan_vborder_property,
  1686. 0);
  1687. drm_object_attach_property(&radeon_connector->base.base,
  1688. dev->mode_config.scaling_mode_property,
  1689. DRM_MODE_SCALE_NONE);
  1690. drm_object_attach_property(&radeon_connector->base.base,
  1691. rdev->mode_info.dither_property,
  1692. RADEON_FMT_DITHER_DISABLE);
  1693. if (radeon_audio != 0)
  1694. drm_object_attach_property(&radeon_connector->base.base,
  1695. rdev->mode_info.audio_property,
  1696. RADEON_AUDIO_AUTO);
  1697. if (ASIC_IS_DCE5(rdev))
  1698. drm_object_attach_property(&radeon_connector->base.base,
  1699. rdev->mode_info.output_csc_property,
  1700. RADEON_OUTPUT_CSC_BYPASS);
  1701. subpixel_order = SubPixelHorizontalRGB;
  1702. connector->interlace_allowed = true;
  1703. if (connector_type == DRM_MODE_CONNECTOR_HDMIB)
  1704. connector->doublescan_allowed = true;
  1705. else
  1706. connector->doublescan_allowed = false;
  1707. if (connector_type == DRM_MODE_CONNECTOR_DVII) {
  1708. radeon_connector->dac_load_detect = true;
  1709. drm_object_attach_property(&radeon_connector->base.base,
  1710. rdev->mode_info.load_detect_property,
  1711. 1);
  1712. }
  1713. break;
  1714. case DRM_MODE_CONNECTOR_LVDS:
  1715. case DRM_MODE_CONNECTOR_eDP:
  1716. drm_connector_init(dev, &radeon_connector->base,
  1717. &radeon_lvds_bridge_connector_funcs, connector_type);
  1718. drm_connector_helper_add(&radeon_connector->base,
  1719. &radeon_dp_connector_helper_funcs);
  1720. drm_object_attach_property(&radeon_connector->base.base,
  1721. dev->mode_config.scaling_mode_property,
  1722. DRM_MODE_SCALE_FULLSCREEN);
  1723. subpixel_order = SubPixelHorizontalRGB;
  1724. connector->interlace_allowed = false;
  1725. connector->doublescan_allowed = false;
  1726. break;
  1727. }
  1728. } else {
  1729. switch (connector_type) {
  1730. case DRM_MODE_CONNECTOR_VGA:
  1731. drm_connector_init(dev, &radeon_connector->base, &radeon_vga_connector_funcs, connector_type);
  1732. drm_connector_helper_add(&radeon_connector->base, &radeon_vga_connector_helper_funcs);
  1733. if (i2c_bus->valid) {
  1734. radeon_connector->ddc_bus = radeon_i2c_lookup(rdev, i2c_bus);
  1735. if (!radeon_connector->ddc_bus)
  1736. DRM_ERROR("VGA: Failed to assign ddc bus! Check dmesg for i2c errors.\n");
  1737. }
  1738. radeon_connector->dac_load_detect = true;
  1739. drm_object_attach_property(&radeon_connector->base.base,
  1740. rdev->mode_info.load_detect_property,
  1741. 1);
  1742. if (ASIC_IS_AVIVO(rdev))
  1743. drm_object_attach_property(&radeon_connector->base.base,
  1744. dev->mode_config.scaling_mode_property,
  1745. DRM_MODE_SCALE_NONE);
  1746. if (ASIC_IS_DCE5(rdev))
  1747. drm_object_attach_property(&radeon_connector->base.base,
  1748. rdev->mode_info.output_csc_property,
  1749. RADEON_OUTPUT_CSC_BYPASS);
  1750. /* no HPD on analog connectors */
  1751. radeon_connector->hpd.hpd = RADEON_HPD_NONE;
  1752. connector->polled = DRM_CONNECTOR_POLL_CONNECT;
  1753. connector->interlace_allowed = true;
  1754. connector->doublescan_allowed = true;
  1755. break;
  1756. case DRM_MODE_CONNECTOR_DVIA:
  1757. drm_connector_init(dev, &radeon_connector->base, &radeon_vga_connector_funcs, connector_type);
  1758. drm_connector_helper_add(&radeon_connector->base, &radeon_vga_connector_helper_funcs);
  1759. if (i2c_bus->valid) {
  1760. radeon_connector->ddc_bus = radeon_i2c_lookup(rdev, i2c_bus);
  1761. if (!radeon_connector->ddc_bus)
  1762. DRM_ERROR("DVIA: Failed to assign ddc bus! Check dmesg for i2c errors.\n");
  1763. }
  1764. radeon_connector->dac_load_detect = true;
  1765. drm_object_attach_property(&radeon_connector->base.base,
  1766. rdev->mode_info.load_detect_property,
  1767. 1);
  1768. if (ASIC_IS_AVIVO(rdev))
  1769. drm_object_attach_property(&radeon_connector->base.base,
  1770. dev->mode_config.scaling_mode_property,
  1771. DRM_MODE_SCALE_NONE);
  1772. if (ASIC_IS_DCE5(rdev))
  1773. drm_object_attach_property(&radeon_connector->base.base,
  1774. rdev->mode_info.output_csc_property,
  1775. RADEON_OUTPUT_CSC_BYPASS);
  1776. /* no HPD on analog connectors */
  1777. radeon_connector->hpd.hpd = RADEON_HPD_NONE;
  1778. connector->interlace_allowed = true;
  1779. connector->doublescan_allowed = true;
  1780. break;
  1781. case DRM_MODE_CONNECTOR_DVII:
  1782. case DRM_MODE_CONNECTOR_DVID:
  1783. radeon_dig_connector = kzalloc(sizeof(struct radeon_connector_atom_dig), GFP_KERNEL);
  1784. if (!radeon_dig_connector)
  1785. goto failed;
  1786. radeon_dig_connector->igp_lane_info = igp_lane_info;
  1787. radeon_connector->con_priv = radeon_dig_connector;
  1788. drm_connector_init(dev, &radeon_connector->base, &radeon_dvi_connector_funcs, connector_type);
  1789. drm_connector_helper_add(&radeon_connector->base, &radeon_dvi_connector_helper_funcs);
  1790. if (i2c_bus->valid) {
  1791. radeon_connector->ddc_bus = radeon_i2c_lookup(rdev, i2c_bus);
  1792. if (!radeon_connector->ddc_bus)
  1793. DRM_ERROR("DVI: Failed to assign ddc bus! Check dmesg for i2c errors.\n");
  1794. }
  1795. subpixel_order = SubPixelHorizontalRGB;
  1796. drm_object_attach_property(&radeon_connector->base.base,
  1797. rdev->mode_info.coherent_mode_property,
  1798. 1);
  1799. if (ASIC_IS_AVIVO(rdev)) {
  1800. drm_object_attach_property(&radeon_connector->base.base,
  1801. rdev->mode_info.underscan_property,
  1802. UNDERSCAN_OFF);
  1803. drm_object_attach_property(&radeon_connector->base.base,
  1804. rdev->mode_info.underscan_hborder_property,
  1805. 0);
  1806. drm_object_attach_property(&radeon_connector->base.base,
  1807. rdev->mode_info.underscan_vborder_property,
  1808. 0);
  1809. drm_object_attach_property(&radeon_connector->base.base,
  1810. rdev->mode_info.dither_property,
  1811. RADEON_FMT_DITHER_DISABLE);
  1812. drm_object_attach_property(&radeon_connector->base.base,
  1813. dev->mode_config.scaling_mode_property,
  1814. DRM_MODE_SCALE_NONE);
  1815. }
  1816. if (ASIC_IS_DCE2(rdev) && (radeon_audio != 0)) {
  1817. drm_object_attach_property(&radeon_connector->base.base,
  1818. rdev->mode_info.audio_property,
  1819. RADEON_AUDIO_AUTO);
  1820. }
  1821. if (connector_type == DRM_MODE_CONNECTOR_DVII) {
  1822. radeon_connector->dac_load_detect = true;
  1823. drm_object_attach_property(&radeon_connector->base.base,
  1824. rdev->mode_info.load_detect_property,
  1825. 1);
  1826. }
  1827. if (ASIC_IS_DCE5(rdev))
  1828. drm_object_attach_property(&radeon_connector->base.base,
  1829. rdev->mode_info.output_csc_property,
  1830. RADEON_OUTPUT_CSC_BYPASS);
  1831. connector->interlace_allowed = true;
  1832. if (connector_type == DRM_MODE_CONNECTOR_DVII)
  1833. connector->doublescan_allowed = true;
  1834. else
  1835. connector->doublescan_allowed = false;
  1836. break;
  1837. case DRM_MODE_CONNECTOR_HDMIA:
  1838. case DRM_MODE_CONNECTOR_HDMIB:
  1839. radeon_dig_connector = kzalloc(sizeof(struct radeon_connector_atom_dig), GFP_KERNEL);
  1840. if (!radeon_dig_connector)
  1841. goto failed;
  1842. radeon_dig_connector->igp_lane_info = igp_lane_info;
  1843. radeon_connector->con_priv = radeon_dig_connector;
  1844. drm_connector_init(dev, &radeon_connector->base, &radeon_dvi_connector_funcs, connector_type);
  1845. drm_connector_helper_add(&radeon_connector->base, &radeon_dvi_connector_helper_funcs);
  1846. if (i2c_bus->valid) {
  1847. radeon_connector->ddc_bus = radeon_i2c_lookup(rdev, i2c_bus);
  1848. if (!radeon_connector->ddc_bus)
  1849. DRM_ERROR("HDMI: Failed to assign ddc bus! Check dmesg for i2c errors.\n");
  1850. }
  1851. drm_object_attach_property(&radeon_connector->base.base,
  1852. rdev->mode_info.coherent_mode_property,
  1853. 1);
  1854. if (ASIC_IS_AVIVO(rdev)) {
  1855. drm_object_attach_property(&radeon_connector->base.base,
  1856. rdev->mode_info.underscan_property,
  1857. UNDERSCAN_OFF);
  1858. drm_object_attach_property(&radeon_connector->base.base,
  1859. rdev->mode_info.underscan_hborder_property,
  1860. 0);
  1861. drm_object_attach_property(&radeon_connector->base.base,
  1862. rdev->mode_info.underscan_vborder_property,
  1863. 0);
  1864. drm_object_attach_property(&radeon_connector->base.base,
  1865. rdev->mode_info.dither_property,
  1866. RADEON_FMT_DITHER_DISABLE);
  1867. drm_object_attach_property(&radeon_connector->base.base,
  1868. dev->mode_config.scaling_mode_property,
  1869. DRM_MODE_SCALE_NONE);
  1870. }
  1871. if (ASIC_IS_DCE2(rdev) && (radeon_audio != 0)) {
  1872. drm_object_attach_property(&radeon_connector->base.base,
  1873. rdev->mode_info.audio_property,
  1874. RADEON_AUDIO_AUTO);
  1875. }
  1876. if (ASIC_IS_DCE5(rdev))
  1877. drm_object_attach_property(&radeon_connector->base.base,
  1878. rdev->mode_info.output_csc_property,
  1879. RADEON_OUTPUT_CSC_BYPASS);
  1880. subpixel_order = SubPixelHorizontalRGB;
  1881. connector->interlace_allowed = true;
  1882. if (connector_type == DRM_MODE_CONNECTOR_HDMIB)
  1883. connector->doublescan_allowed = true;
  1884. else
  1885. connector->doublescan_allowed = false;
  1886. break;
  1887. case DRM_MODE_CONNECTOR_DisplayPort:
  1888. radeon_dig_connector = kzalloc(sizeof(struct radeon_connector_atom_dig), GFP_KERNEL);
  1889. if (!radeon_dig_connector)
  1890. goto failed;
  1891. radeon_dig_connector->igp_lane_info = igp_lane_info;
  1892. radeon_connector->con_priv = radeon_dig_connector;
  1893. drm_connector_init(dev, &radeon_connector->base, &radeon_dp_connector_funcs, connector_type);
  1894. drm_connector_helper_add(&radeon_connector->base, &radeon_dp_connector_helper_funcs);
  1895. if (i2c_bus->valid) {
  1896. radeon_connector->ddc_bus = radeon_i2c_lookup(rdev, i2c_bus);
  1897. if (radeon_connector->ddc_bus)
  1898. has_aux = true;
  1899. else
  1900. DRM_ERROR("DP: Failed to assign ddc bus! Check dmesg for i2c errors.\n");
  1901. }
  1902. subpixel_order = SubPixelHorizontalRGB;
  1903. drm_object_attach_property(&radeon_connector->base.base,
  1904. rdev->mode_info.coherent_mode_property,
  1905. 1);
  1906. if (ASIC_IS_AVIVO(rdev)) {
  1907. drm_object_attach_property(&radeon_connector->base.base,
  1908. rdev->mode_info.underscan_property,
  1909. UNDERSCAN_OFF);
  1910. drm_object_attach_property(&radeon_connector->base.base,
  1911. rdev->mode_info.underscan_hborder_property,
  1912. 0);
  1913. drm_object_attach_property(&radeon_connector->base.base,
  1914. rdev->mode_info.underscan_vborder_property,
  1915. 0);
  1916. drm_object_attach_property(&radeon_connector->base.base,
  1917. rdev->mode_info.dither_property,
  1918. RADEON_FMT_DITHER_DISABLE);
  1919. drm_object_attach_property(&radeon_connector->base.base,
  1920. dev->mode_config.scaling_mode_property,
  1921. DRM_MODE_SCALE_NONE);
  1922. }
  1923. if (ASIC_IS_DCE2(rdev) && (radeon_audio != 0)) {
  1924. drm_object_attach_property(&radeon_connector->base.base,
  1925. rdev->mode_info.audio_property,
  1926. RADEON_AUDIO_AUTO);
  1927. }
  1928. if (ASIC_IS_DCE5(rdev))
  1929. drm_object_attach_property(&radeon_connector->base.base,
  1930. rdev->mode_info.output_csc_property,
  1931. RADEON_OUTPUT_CSC_BYPASS);
  1932. connector->interlace_allowed = true;
  1933. /* in theory with a DP to VGA converter... */
  1934. connector->doublescan_allowed = false;
  1935. break;
  1936. case DRM_MODE_CONNECTOR_eDP:
  1937. radeon_dig_connector = kzalloc(sizeof(struct radeon_connector_atom_dig), GFP_KERNEL);
  1938. if (!radeon_dig_connector)
  1939. goto failed;
  1940. radeon_dig_connector->igp_lane_info = igp_lane_info;
  1941. radeon_connector->con_priv = radeon_dig_connector;
  1942. drm_connector_init(dev, &radeon_connector->base, &radeon_edp_connector_funcs, connector_type);
  1943. drm_connector_helper_add(&radeon_connector->base, &radeon_dp_connector_helper_funcs);
  1944. if (i2c_bus->valid) {
  1945. radeon_connector->ddc_bus = radeon_i2c_lookup(rdev, i2c_bus);
  1946. if (radeon_connector->ddc_bus)
  1947. has_aux = true;
  1948. else
  1949. DRM_ERROR("DP: Failed to assign ddc bus! Check dmesg for i2c errors.\n");
  1950. }
  1951. drm_object_attach_property(&radeon_connector->base.base,
  1952. dev->mode_config.scaling_mode_property,
  1953. DRM_MODE_SCALE_FULLSCREEN);
  1954. subpixel_order = SubPixelHorizontalRGB;
  1955. connector->interlace_allowed = false;
  1956. connector->doublescan_allowed = false;
  1957. break;
  1958. case DRM_MODE_CONNECTOR_SVIDEO:
  1959. case DRM_MODE_CONNECTOR_Composite:
  1960. case DRM_MODE_CONNECTOR_9PinDIN:
  1961. drm_connector_init(dev, &radeon_connector->base, &radeon_tv_connector_funcs, connector_type);
  1962. drm_connector_helper_add(&radeon_connector->base, &radeon_tv_connector_helper_funcs);
  1963. radeon_connector->dac_load_detect = true;
  1964. drm_object_attach_property(&radeon_connector->base.base,
  1965. rdev->mode_info.load_detect_property,
  1966. 1);
  1967. drm_object_attach_property(&radeon_connector->base.base,
  1968. rdev->mode_info.tv_std_property,
  1969. radeon_atombios_get_tv_info(rdev));
  1970. /* no HPD on analog connectors */
  1971. radeon_connector->hpd.hpd = RADEON_HPD_NONE;
  1972. connector->interlace_allowed = false;
  1973. connector->doublescan_allowed = false;
  1974. break;
  1975. case DRM_MODE_CONNECTOR_LVDS:
  1976. radeon_dig_connector = kzalloc(sizeof(struct radeon_connector_atom_dig), GFP_KERNEL);
  1977. if (!radeon_dig_connector)
  1978. goto failed;
  1979. radeon_dig_connector->igp_lane_info = igp_lane_info;
  1980. radeon_connector->con_priv = radeon_dig_connector;
  1981. drm_connector_init(dev, &radeon_connector->base, &radeon_lvds_connector_funcs, connector_type);
  1982. drm_connector_helper_add(&radeon_connector->base, &radeon_lvds_connector_helper_funcs);
  1983. if (i2c_bus->valid) {
  1984. radeon_connector->ddc_bus = radeon_i2c_lookup(rdev, i2c_bus);
  1985. if (!radeon_connector->ddc_bus)
  1986. DRM_ERROR("LVDS: Failed to assign ddc bus! Check dmesg for i2c errors.\n");
  1987. }
  1988. drm_object_attach_property(&radeon_connector->base.base,
  1989. dev->mode_config.scaling_mode_property,
  1990. DRM_MODE_SCALE_FULLSCREEN);
  1991. subpixel_order = SubPixelHorizontalRGB;
  1992. connector->interlace_allowed = false;
  1993. connector->doublescan_allowed = false;
  1994. break;
  1995. }
  1996. }
  1997. if (radeon_connector->hpd.hpd == RADEON_HPD_NONE) {
  1998. if (i2c_bus->valid)
  1999. connector->polled = DRM_CONNECTOR_POLL_CONNECT;
  2000. } else
  2001. connector->polled = DRM_CONNECTOR_POLL_HPD;
  2002. connector->display_info.subpixel_order = subpixel_order;
  2003. drm_connector_register(connector);
  2004. if (has_aux)
  2005. radeon_dp_aux_init(radeon_connector);
  2006. return;
  2007. failed:
  2008. drm_connector_cleanup(connector);
  2009. kfree(connector);
  2010. }
  2011. void
  2012. radeon_add_legacy_connector(struct drm_device *dev,
  2013. uint32_t connector_id,
  2014. uint32_t supported_device,
  2015. int connector_type,
  2016. struct radeon_i2c_bus_rec *i2c_bus,
  2017. uint16_t connector_object_id,
  2018. struct radeon_hpd *hpd)
  2019. {
  2020. struct radeon_device *rdev = dev->dev_private;
  2021. struct drm_connector *connector;
  2022. struct radeon_connector *radeon_connector;
  2023. uint32_t subpixel_order = SubPixelNone;
  2024. if (connector_type == DRM_MODE_CONNECTOR_Unknown)
  2025. return;
  2026. /* if the user selected tv=0 don't try and add the connector */
  2027. if (((connector_type == DRM_MODE_CONNECTOR_SVIDEO) ||
  2028. (connector_type == DRM_MODE_CONNECTOR_Composite) ||
  2029. (connector_type == DRM_MODE_CONNECTOR_9PinDIN)) &&
  2030. (radeon_tv == 0))
  2031. return;
  2032. /* see if we already added it */
  2033. list_for_each_entry(connector, &dev->mode_config.connector_list, head) {
  2034. radeon_connector = to_radeon_connector(connector);
  2035. if (radeon_connector->connector_id == connector_id) {
  2036. radeon_connector->devices |= supported_device;
  2037. return;
  2038. }
  2039. }
  2040. radeon_connector = kzalloc(sizeof(struct radeon_connector), GFP_KERNEL);
  2041. if (!radeon_connector)
  2042. return;
  2043. connector = &radeon_connector->base;
  2044. radeon_connector->connector_id = connector_id;
  2045. radeon_connector->devices = supported_device;
  2046. radeon_connector->connector_object_id = connector_object_id;
  2047. radeon_connector->hpd = *hpd;
  2048. switch (connector_type) {
  2049. case DRM_MODE_CONNECTOR_VGA:
  2050. drm_connector_init(dev, &radeon_connector->base, &radeon_vga_connector_funcs, connector_type);
  2051. drm_connector_helper_add(&radeon_connector->base, &radeon_vga_connector_helper_funcs);
  2052. if (i2c_bus->valid) {
  2053. radeon_connector->ddc_bus = radeon_i2c_lookup(rdev, i2c_bus);
  2054. if (!radeon_connector->ddc_bus)
  2055. DRM_ERROR("VGA: Failed to assign ddc bus! Check dmesg for i2c errors.\n");
  2056. }
  2057. radeon_connector->dac_load_detect = true;
  2058. drm_object_attach_property(&radeon_connector->base.base,
  2059. rdev->mode_info.load_detect_property,
  2060. 1);
  2061. /* no HPD on analog connectors */
  2062. radeon_connector->hpd.hpd = RADEON_HPD_NONE;
  2063. connector->polled = DRM_CONNECTOR_POLL_CONNECT;
  2064. connector->interlace_allowed = true;
  2065. connector->doublescan_allowed = true;
  2066. break;
  2067. case DRM_MODE_CONNECTOR_DVIA:
  2068. drm_connector_init(dev, &radeon_connector->base, &radeon_vga_connector_funcs, connector_type);
  2069. drm_connector_helper_add(&radeon_connector->base, &radeon_vga_connector_helper_funcs);
  2070. if (i2c_bus->valid) {
  2071. radeon_connector->ddc_bus = radeon_i2c_lookup(rdev, i2c_bus);
  2072. if (!radeon_connector->ddc_bus)
  2073. DRM_ERROR("DVIA: Failed to assign ddc bus! Check dmesg for i2c errors.\n");
  2074. }
  2075. radeon_connector->dac_load_detect = true;
  2076. drm_object_attach_property(&radeon_connector->base.base,
  2077. rdev->mode_info.load_detect_property,
  2078. 1);
  2079. /* no HPD on analog connectors */
  2080. radeon_connector->hpd.hpd = RADEON_HPD_NONE;
  2081. connector->interlace_allowed = true;
  2082. connector->doublescan_allowed = true;
  2083. break;
  2084. case DRM_MODE_CONNECTOR_DVII:
  2085. case DRM_MODE_CONNECTOR_DVID:
  2086. drm_connector_init(dev, &radeon_connector->base, &radeon_dvi_connector_funcs, connector_type);
  2087. drm_connector_helper_add(&radeon_connector->base, &radeon_dvi_connector_helper_funcs);
  2088. if (i2c_bus->valid) {
  2089. radeon_connector->ddc_bus = radeon_i2c_lookup(rdev, i2c_bus);
  2090. if (!radeon_connector->ddc_bus)
  2091. DRM_ERROR("DVI: Failed to assign ddc bus! Check dmesg for i2c errors.\n");
  2092. }
  2093. if (connector_type == DRM_MODE_CONNECTOR_DVII) {
  2094. radeon_connector->dac_load_detect = true;
  2095. drm_object_attach_property(&radeon_connector->base.base,
  2096. rdev->mode_info.load_detect_property,
  2097. 1);
  2098. }
  2099. subpixel_order = SubPixelHorizontalRGB;
  2100. connector->interlace_allowed = true;
  2101. if (connector_type == DRM_MODE_CONNECTOR_DVII)
  2102. connector->doublescan_allowed = true;
  2103. else
  2104. connector->doublescan_allowed = false;
  2105. break;
  2106. case DRM_MODE_CONNECTOR_SVIDEO:
  2107. case DRM_MODE_CONNECTOR_Composite:
  2108. case DRM_MODE_CONNECTOR_9PinDIN:
  2109. drm_connector_init(dev, &radeon_connector->base, &radeon_tv_connector_funcs, connector_type);
  2110. drm_connector_helper_add(&radeon_connector->base, &radeon_tv_connector_helper_funcs);
  2111. radeon_connector->dac_load_detect = true;
  2112. /* RS400,RC410,RS480 chipset seems to report a lot
  2113. * of false positive on load detect, we haven't yet
  2114. * found a way to make load detect reliable on those
  2115. * chipset, thus just disable it for TV.
  2116. */
  2117. if (rdev->family == CHIP_RS400 || rdev->family == CHIP_RS480)
  2118. radeon_connector->dac_load_detect = false;
  2119. drm_object_attach_property(&radeon_connector->base.base,
  2120. rdev->mode_info.load_detect_property,
  2121. radeon_connector->dac_load_detect);
  2122. drm_object_attach_property(&radeon_connector->base.base,
  2123. rdev->mode_info.tv_std_property,
  2124. radeon_combios_get_tv_info(rdev));
  2125. /* no HPD on analog connectors */
  2126. radeon_connector->hpd.hpd = RADEON_HPD_NONE;
  2127. connector->interlace_allowed = false;
  2128. connector->doublescan_allowed = false;
  2129. break;
  2130. case DRM_MODE_CONNECTOR_LVDS:
  2131. drm_connector_init(dev, &radeon_connector->base, &radeon_lvds_connector_funcs, connector_type);
  2132. drm_connector_helper_add(&radeon_connector->base, &radeon_lvds_connector_helper_funcs);
  2133. if (i2c_bus->valid) {
  2134. radeon_connector->ddc_bus = radeon_i2c_lookup(rdev, i2c_bus);
  2135. if (!radeon_connector->ddc_bus)
  2136. DRM_ERROR("LVDS: Failed to assign ddc bus! Check dmesg for i2c errors.\n");
  2137. }
  2138. drm_object_attach_property(&radeon_connector->base.base,
  2139. dev->mode_config.scaling_mode_property,
  2140. DRM_MODE_SCALE_FULLSCREEN);
  2141. subpixel_order = SubPixelHorizontalRGB;
  2142. connector->interlace_allowed = false;
  2143. connector->doublescan_allowed = false;
  2144. break;
  2145. }
  2146. if (radeon_connector->hpd.hpd == RADEON_HPD_NONE) {
  2147. if (i2c_bus->valid)
  2148. connector->polled = DRM_CONNECTOR_POLL_CONNECT;
  2149. } else
  2150. connector->polled = DRM_CONNECTOR_POLL_HPD;
  2151. connector->display_info.subpixel_order = subpixel_order;
  2152. drm_connector_register(connector);
  2153. }
  2154. void radeon_setup_mst_connector(struct drm_device *dev)
  2155. {
  2156. struct radeon_device *rdev = dev->dev_private;
  2157. struct drm_connector *connector;
  2158. struct radeon_connector *radeon_connector;
  2159. if (!ASIC_IS_DCE5(rdev))
  2160. return;
  2161. if (radeon_mst == 0)
  2162. return;
  2163. list_for_each_entry(connector, &dev->mode_config.connector_list, head) {
  2164. int ret;
  2165. radeon_connector = to_radeon_connector(connector);
  2166. if (connector->connector_type != DRM_MODE_CONNECTOR_DisplayPort)
  2167. continue;
  2168. ret = radeon_dp_mst_init(radeon_connector);
  2169. }
  2170. }