sdhci-st.txt 3.6 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114
  1. * STMicroelectronics sdhci-st MMC/SD controller
  2. This file documents the differences between the core properties in
  3. Documentation/devicetree/bindings/mmc/mmc.txt and the properties
  4. used by the sdhci-st driver.
  5. Required properties:
  6. - compatible: Must be "st,sdhci" and it can be compatible to "st,sdhci-stih407"
  7. to set the internal glue logic used for configuring the MMC
  8. subsystem (mmcss) inside the FlashSS (available in STiH407 SoC
  9. family).
  10. - clock-names: Should be "mmc".
  11. See: Documentation/devicetree/bindings/resource-names.txt
  12. - clocks: Phandle to the clock.
  13. See: Documentation/devicetree/bindings/clock/clock-bindings.txt
  14. - interrupts: One mmc interrupt should be described here.
  15. - interrupt-names: Should be "mmcirq".
  16. - pinctrl-names: A pinctrl state names "default" must be defined.
  17. - pinctrl-0: Phandle referencing pin configuration of the sd/emmc controller.
  18. See: Documentation/devicetree/bindings/pinctrl/pinctrl-binding.txt
  19. - reg: This must provide the host controller base address and it can also
  20. contain the FlashSS Top register for TX/RX delay used by the driver
  21. to configure DLL inside the flashSS, if so reg-names must also be
  22. specified.
  23. Optional properties:
  24. - reg-names: Should be "mmc" and "top-mmc-delay". "top-mmc-delay" is optional
  25. for eMMC on stih407 family silicon to configure DLL inside FlashSS.
  26. - non-removable: Non-removable slot. Also used for configuring mmcss in STiH407 SoC
  27. family.
  28. See: Documentation/devicetree/bindings/mmc/mmc.txt.
  29. - bus-width: Number of data lines.
  30. See: Documentation/devicetree/bindings/mmc/mmc.txt.
  31. - max-frequency: Can be 200MHz, 100Mz or 50MHz (default) and used for
  32. configuring the CCONFIG3 in the mmcss.
  33. See: Documentation/devicetree/bindings/mmc/mmc.txt.
  34. - resets: Phandle and reset specifier pair to softreset line of HC IP.
  35. See: Documentation/devicetree/bindings/reset/reset.txt
  36. - vqmmc-supply: Phandle to the regulator dt node, mentioned as the vcc/vdd
  37. supply in eMMC/SD specs.
  38. - sd-uhs--sdr50: To enable the SDR50 in the mmcss.
  39. See: Documentation/devicetree/bindings/mmc/mmc.txt.
  40. - sd-uhs-sdr104: To enable the SDR104 in the mmcss.
  41. See: Documentation/devicetree/bindings/mmc/mmc.txt.
  42. - sd-uhs-ddr50: To enable the DDR50 in the mmcss.
  43. See: Documentation/devicetree/bindings/mmc/mmc.txt.
  44. Example:
  45. /* Example stih416e eMMC configuration */
  46. mmc0: sdhci@fe81e000 {
  47. compatible = "st,sdhci";
  48. status = "disabled";
  49. reg = <0xfe81e000 0x1000>;
  50. interrupts = <GIC_SPI 127 IRQ_TYPE_NONE>;
  51. interrupt-names = "mmcirq";
  52. pinctrl-names = "default";
  53. pinctrl-0 = <&pinctrl_mmc0>;
  54. clock-names = "mmc";
  55. clocks = <&clk_s_a1_ls 1>;
  56. bus-width = <8>
  57. /* Example SD stih407 family configuration */
  58. mmc1: sdhci@09080000 {
  59. compatible = "st,sdhci-stih407", "st,sdhci";
  60. status = "disabled";
  61. reg = <0x09080000 0x7ff>;
  62. reg-names = "mmc";
  63. interrupts = <GIC_SPI 90 IRQ_TYPE_NONE>;
  64. interrupt-names = "mmcirq";
  65. pinctrl-names = "default";
  66. pinctrl-0 = <&pinctrl_sd1>;
  67. clock-names = "mmc";
  68. clocks = <&clk_s_c0_flexgen CLK_MMC_1>;
  69. resets = <&softreset STIH407_MMC1_SOFTRESET>;
  70. bus-width = <4>;
  71. };
  72. /* Example eMMC stih407 family configuration */
  73. mmc0: sdhci@09060000 {
  74. compatible = "st,sdhci-stih407", "st,sdhci";
  75. status = "disabled";
  76. reg = <0x09060000 0x7ff>, <0x9061008 0x20>;
  77. reg-names = "mmc", "top-mmc-delay";
  78. interrupts = <GIC_SPI 92 IRQ_TYPE_NONE>;
  79. interrupt-names = "mmcirq";
  80. pinctrl-names = "default";
  81. pinctrl-0 = <&pinctrl_mmc0>;
  82. clock-names = "mmc";
  83. clocks = <&clk_s_c0_flexgen CLK_MMC_0>;
  84. vqmmc-supply = <&vmmc_reg>;
  85. max-frequency = <200000000>;
  86. bus-width = <8>;
  87. non-removable;
  88. sd-uhs-sdr50;
  89. sd-uhs-sdr104;
  90. sd-uhs-ddr50;
  91. };