fsl-imx-esdhc.txt 1.7 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849
  1. * Freescale Enhanced Secure Digital Host Controller (eSDHC) for i.MX
  2. The Enhanced Secure Digital Host Controller on Freescale i.MX family
  3. provides an interface for MMC, SD, and SDIO types of memory cards.
  4. This file documents differences between the core properties described
  5. by mmc.txt and the properties used by the sdhci-esdhc-imx driver.
  6. Required properties:
  7. - compatible : Should be "fsl,<chip>-esdhc", the supported chips include
  8. "fsl,imx25-esdhc"
  9. "fsl,imx35-esdhc"
  10. "fsl,imx51-esdhc"
  11. "fsl,imx53-esdhc"
  12. "fsl,imx6q-usdhc"
  13. "fsl,imx6sl-usdhc"
  14. "fsl,imx6sx-usdhc"
  15. Optional properties:
  16. - fsl,cd-controller : Indicate to use controller internal card detection
  17. - fsl,wp-controller : Indicate to use controller internal write protection
  18. - fsl,delay-line : Specify the number of delay cells for override mode.
  19. This is used to set the clock delay for DLL(Delay Line) on override mode
  20. to select a proper data sampling window in case the clock quality is not good
  21. due to signal path is too long on the board. Please refer to eSDHC/uSDHC
  22. chapter, DLL (Delay Line) section in RM for details.
  23. - voltage-ranges : Specify the voltage range in case there are software
  24. transparent level shifters on the outputs of the controller. Two cells are
  25. required, first cell specifies minimum slot voltage (mV), second cell
  26. specifies maximum slot voltage (mV). Several ranges could be specified.
  27. Examples:
  28. esdhc@70004000 {
  29. compatible = "fsl,imx51-esdhc";
  30. reg = <0x70004000 0x4000>;
  31. interrupts = <1>;
  32. fsl,cd-controller;
  33. fsl,wp-controller;
  34. };
  35. esdhc@70008000 {
  36. compatible = "fsl,imx51-esdhc";
  37. reg = <0x70008000 0x4000>;
  38. interrupts = <2>;
  39. cd-gpios = <&gpio1 6 0>; /* GPIO1_6 */
  40. wp-gpios = <&gpio1 5 0>; /* GPIO1_5 */
  41. };