dm.h 2.7 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687
  1. /******************************************************************************
  2. *
  3. * Copyright(c) 2009-2012 Realtek Corporation.
  4. *
  5. * This program is free software; you can redistribute it and/or modify it
  6. * under the terms of version 2 of the GNU General Public License as
  7. * published by the Free Software Foundation.
  8. *
  9. * This program is distributed in the hope that it will be useful, but WITHOUT
  10. * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  11. * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
  12. * more details.
  13. *
  14. * You should have received a copy of the GNU General Public License along with
  15. * this program; if not, write to the Free Software Foundation, Inc.,
  16. * 51 Franklin Street, Fifth Floor, Boston, MA 02110, USA
  17. *
  18. * The full GNU General Public License is included in this distribution in the
  19. * file called LICENSE.
  20. *
  21. * Contact Information:
  22. * wlanfae <wlanfae@realtek.com>
  23. * Realtek Corporation, No. 2, Innovation Road II, Hsinchu Science Park,
  24. * Hsinchu 300, Taiwan.
  25. *
  26. * Larry Finger <Larry.Finger@lwfinger.net>
  27. *
  28. *****************************************************************************/
  29. #ifndef __RTL92C_DM_H__
  30. #define __RTL92C_DM_H__
  31. #define HAL_DM_DIG_DISABLE BIT(0)
  32. #define HAL_DM_HIPWR_DISABLE BIT(1)
  33. #define OFDM_TABLE_LENGTH 37
  34. #define CCK_TABLE_LENGTH 33
  35. #define OFDM_TABLE_SIZE 37
  36. #define CCK_TABLE_SIZE 33
  37. #define BW_AUTO_SWITCH_HIGH_LOW 25
  38. #define BW_AUTO_SWITCH_LOW_HIGH 30
  39. #define DM_DIG_FA_UPPER 0x32
  40. #define DM_DIG_FA_LOWER 0x20
  41. #define DM_DIG_FA_TH0 0x20
  42. #define DM_DIG_FA_TH1 0x100
  43. #define DM_DIG_FA_TH2 0x200
  44. #define RXPATHSELECTION_SS_TH_lOW 30
  45. #define RXPATHSELECTION_DIFF_TH 18
  46. #define DM_RATR_STA_INIT 0
  47. #define DM_RATR_STA_HIGH 1
  48. #define DM_RATR_STA_MIDDLE 2
  49. #define DM_RATR_STA_LOW 3
  50. #define CTS2SELF_THVAL 30
  51. #define REGC38_TH 20
  52. #define WAIOTTHVal 25
  53. #define TXHIGHPWRLEVEL_NORMAL 0
  54. #define TXHIGHPWRLEVEL_LEVEL1 1
  55. #define TXHIGHPWRLEVEL_LEVEL2 2
  56. #define TXHIGHPWRLEVEL_BT1 3
  57. #define TXHIGHPWRLEVEL_BT2 4
  58. #define DM_TYPE_BYFW 0
  59. #define DM_TYPE_BYDRIVER 1
  60. #define TX_POWER_NEAR_FIELD_THRESH_LVL2 74
  61. #define TX_POWER_NEAR_FIELD_THRESH_LVL1 67
  62. void rtl92c_dm_init(struct ieee80211_hw *hw);
  63. void rtl92c_dm_watchdog(struct ieee80211_hw *hw);
  64. void rtl92c_dm_write_dig(struct ieee80211_hw *hw);
  65. void rtl92c_dm_init_edca_turbo(struct ieee80211_hw *hw);
  66. void rtl92c_dm_check_txpower_tracking(struct ieee80211_hw *hw);
  67. void rtl92c_dm_init_rate_adaptive_mask(struct ieee80211_hw *hw);
  68. void rtl92c_dm_rf_saving(struct ieee80211_hw *hw, u8 bforce_in_normal);
  69. void rtl92c_dm_bt_coexist(struct ieee80211_hw *hw);
  70. void rtl92ce_dm_dynamic_txpower(struct ieee80211_hw *hw);
  71. #endif