fec_mpc52xx.c 28 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117
  1. /*
  2. * Driver for the MPC5200 Fast Ethernet Controller
  3. *
  4. * Originally written by Dale Farnsworth <dfarnsworth@mvista.com> and
  5. * now maintained by Sylvain Munaut <tnt@246tNt.com>
  6. *
  7. * Copyright (C) 2007 Domen Puncer, Telargo, Inc.
  8. * Copyright (C) 2007 Sylvain Munaut <tnt@246tNt.com>
  9. * Copyright (C) 2003-2004 MontaVista, Software, Inc.
  10. *
  11. * This file is licensed under the terms of the GNU General Public License
  12. * version 2. This program is licensed "as is" without any warranty of any
  13. * kind, whether express or implied.
  14. *
  15. */
  16. #define pr_fmt(fmt) KBUILD_MODNAME ": " fmt
  17. #include <linux/dma-mapping.h>
  18. #include <linux/module.h>
  19. #include <linux/kernel.h>
  20. #include <linux/types.h>
  21. #include <linux/spinlock.h>
  22. #include <linux/slab.h>
  23. #include <linux/errno.h>
  24. #include <linux/init.h>
  25. #include <linux/interrupt.h>
  26. #include <linux/crc32.h>
  27. #include <linux/hardirq.h>
  28. #include <linux/delay.h>
  29. #include <linux/of_device.h>
  30. #include <linux/of_mdio.h>
  31. #include <linux/of_net.h>
  32. #include <linux/of_platform.h>
  33. #include <linux/netdevice.h>
  34. #include <linux/etherdevice.h>
  35. #include <linux/ethtool.h>
  36. #include <linux/skbuff.h>
  37. #include <asm/io.h>
  38. #include <asm/delay.h>
  39. #include <asm/mpc52xx.h>
  40. #include <linux/fsl/bestcomm/bestcomm.h>
  41. #include <linux/fsl/bestcomm/fec.h>
  42. #include "fec_mpc52xx.h"
  43. #define DRIVER_NAME "mpc52xx-fec"
  44. /* Private driver data structure */
  45. struct mpc52xx_fec_priv {
  46. struct net_device *ndev;
  47. int duplex;
  48. int speed;
  49. int r_irq;
  50. int t_irq;
  51. struct mpc52xx_fec __iomem *fec;
  52. struct bcom_task *rx_dmatsk;
  53. struct bcom_task *tx_dmatsk;
  54. spinlock_t lock;
  55. int msg_enable;
  56. /* MDIO link details */
  57. unsigned int mdio_speed;
  58. struct device_node *phy_node;
  59. struct phy_device *phydev;
  60. enum phy_state link;
  61. int seven_wire_mode;
  62. };
  63. static irqreturn_t mpc52xx_fec_interrupt(int, void *);
  64. static irqreturn_t mpc52xx_fec_rx_interrupt(int, void *);
  65. static irqreturn_t mpc52xx_fec_tx_interrupt(int, void *);
  66. static void mpc52xx_fec_stop(struct net_device *dev);
  67. static void mpc52xx_fec_start(struct net_device *dev);
  68. static void mpc52xx_fec_reset(struct net_device *dev);
  69. #define MPC52xx_MESSAGES_DEFAULT ( NETIF_MSG_DRV | NETIF_MSG_PROBE | \
  70. NETIF_MSG_LINK | NETIF_MSG_IFDOWN | NETIF_MSG_IFUP)
  71. static int debug = -1; /* the above default */
  72. module_param(debug, int, 0);
  73. MODULE_PARM_DESC(debug, "debugging messages level");
  74. static void mpc52xx_fec_tx_timeout(struct net_device *dev)
  75. {
  76. struct mpc52xx_fec_priv *priv = netdev_priv(dev);
  77. unsigned long flags;
  78. dev_warn(&dev->dev, "transmit timed out\n");
  79. spin_lock_irqsave(&priv->lock, flags);
  80. mpc52xx_fec_reset(dev);
  81. dev->stats.tx_errors++;
  82. spin_unlock_irqrestore(&priv->lock, flags);
  83. netif_wake_queue(dev);
  84. }
  85. static void mpc52xx_fec_set_paddr(struct net_device *dev, u8 *mac)
  86. {
  87. struct mpc52xx_fec_priv *priv = netdev_priv(dev);
  88. struct mpc52xx_fec __iomem *fec = priv->fec;
  89. out_be32(&fec->paddr1, *(u32 *)(&mac[0]));
  90. out_be32(&fec->paddr2, (*(u16 *)(&mac[4]) << 16) | FEC_PADDR2_TYPE);
  91. }
  92. static int mpc52xx_fec_set_mac_address(struct net_device *dev, void *addr)
  93. {
  94. struct sockaddr *sock = addr;
  95. memcpy(dev->dev_addr, sock->sa_data, dev->addr_len);
  96. mpc52xx_fec_set_paddr(dev, sock->sa_data);
  97. return 0;
  98. }
  99. static void mpc52xx_fec_free_rx_buffers(struct net_device *dev, struct bcom_task *s)
  100. {
  101. while (!bcom_queue_empty(s)) {
  102. struct bcom_fec_bd *bd;
  103. struct sk_buff *skb;
  104. skb = bcom_retrieve_buffer(s, NULL, (struct bcom_bd **)&bd);
  105. dma_unmap_single(dev->dev.parent, bd->skb_pa, skb->len,
  106. DMA_FROM_DEVICE);
  107. kfree_skb(skb);
  108. }
  109. }
  110. static void
  111. mpc52xx_fec_rx_submit(struct net_device *dev, struct sk_buff *rskb)
  112. {
  113. struct mpc52xx_fec_priv *priv = netdev_priv(dev);
  114. struct bcom_fec_bd *bd;
  115. bd = (struct bcom_fec_bd *) bcom_prepare_next_buffer(priv->rx_dmatsk);
  116. bd->status = FEC_RX_BUFFER_SIZE;
  117. bd->skb_pa = dma_map_single(dev->dev.parent, rskb->data,
  118. FEC_RX_BUFFER_SIZE, DMA_FROM_DEVICE);
  119. bcom_submit_next_buffer(priv->rx_dmatsk, rskb);
  120. }
  121. static int mpc52xx_fec_alloc_rx_buffers(struct net_device *dev, struct bcom_task *rxtsk)
  122. {
  123. struct sk_buff *skb;
  124. while (!bcom_queue_full(rxtsk)) {
  125. skb = netdev_alloc_skb(dev, FEC_RX_BUFFER_SIZE);
  126. if (!skb)
  127. return -EAGAIN;
  128. /* zero out the initial receive buffers to aid debugging */
  129. memset(skb->data, 0, FEC_RX_BUFFER_SIZE);
  130. mpc52xx_fec_rx_submit(dev, skb);
  131. }
  132. return 0;
  133. }
  134. /* based on generic_adjust_link from fs_enet-main.c */
  135. static void mpc52xx_fec_adjust_link(struct net_device *dev)
  136. {
  137. struct mpc52xx_fec_priv *priv = netdev_priv(dev);
  138. struct phy_device *phydev = priv->phydev;
  139. int new_state = 0;
  140. if (phydev->link != PHY_DOWN) {
  141. if (phydev->duplex != priv->duplex) {
  142. struct mpc52xx_fec __iomem *fec = priv->fec;
  143. u32 rcntrl;
  144. u32 tcntrl;
  145. new_state = 1;
  146. priv->duplex = phydev->duplex;
  147. rcntrl = in_be32(&fec->r_cntrl);
  148. tcntrl = in_be32(&fec->x_cntrl);
  149. rcntrl &= ~FEC_RCNTRL_DRT;
  150. tcntrl &= ~FEC_TCNTRL_FDEN;
  151. if (phydev->duplex == DUPLEX_FULL)
  152. tcntrl |= FEC_TCNTRL_FDEN; /* FD enable */
  153. else
  154. rcntrl |= FEC_RCNTRL_DRT; /* disable Rx on Tx (HD) */
  155. out_be32(&fec->r_cntrl, rcntrl);
  156. out_be32(&fec->x_cntrl, tcntrl);
  157. }
  158. if (phydev->speed != priv->speed) {
  159. new_state = 1;
  160. priv->speed = phydev->speed;
  161. }
  162. if (priv->link == PHY_DOWN) {
  163. new_state = 1;
  164. priv->link = phydev->link;
  165. }
  166. } else if (priv->link) {
  167. new_state = 1;
  168. priv->link = PHY_DOWN;
  169. priv->speed = 0;
  170. priv->duplex = -1;
  171. }
  172. if (new_state && netif_msg_link(priv))
  173. phy_print_status(phydev);
  174. }
  175. static int mpc52xx_fec_open(struct net_device *dev)
  176. {
  177. struct mpc52xx_fec_priv *priv = netdev_priv(dev);
  178. int err = -EBUSY;
  179. if (priv->phy_node) {
  180. priv->phydev = of_phy_connect(priv->ndev, priv->phy_node,
  181. mpc52xx_fec_adjust_link, 0, 0);
  182. if (!priv->phydev) {
  183. dev_err(&dev->dev, "of_phy_connect failed\n");
  184. return -ENODEV;
  185. }
  186. phy_start(priv->phydev);
  187. }
  188. if (request_irq(dev->irq, mpc52xx_fec_interrupt, IRQF_SHARED,
  189. DRIVER_NAME "_ctrl", dev)) {
  190. dev_err(&dev->dev, "ctrl interrupt request failed\n");
  191. goto free_phy;
  192. }
  193. if (request_irq(priv->r_irq, mpc52xx_fec_rx_interrupt, 0,
  194. DRIVER_NAME "_rx", dev)) {
  195. dev_err(&dev->dev, "rx interrupt request failed\n");
  196. goto free_ctrl_irq;
  197. }
  198. if (request_irq(priv->t_irq, mpc52xx_fec_tx_interrupt, 0,
  199. DRIVER_NAME "_tx", dev)) {
  200. dev_err(&dev->dev, "tx interrupt request failed\n");
  201. goto free_2irqs;
  202. }
  203. bcom_fec_rx_reset(priv->rx_dmatsk);
  204. bcom_fec_tx_reset(priv->tx_dmatsk);
  205. err = mpc52xx_fec_alloc_rx_buffers(dev, priv->rx_dmatsk);
  206. if (err) {
  207. dev_err(&dev->dev, "mpc52xx_fec_alloc_rx_buffers failed\n");
  208. goto free_irqs;
  209. }
  210. bcom_enable(priv->rx_dmatsk);
  211. bcom_enable(priv->tx_dmatsk);
  212. mpc52xx_fec_start(dev);
  213. netif_start_queue(dev);
  214. return 0;
  215. free_irqs:
  216. free_irq(priv->t_irq, dev);
  217. free_2irqs:
  218. free_irq(priv->r_irq, dev);
  219. free_ctrl_irq:
  220. free_irq(dev->irq, dev);
  221. free_phy:
  222. if (priv->phydev) {
  223. phy_stop(priv->phydev);
  224. phy_disconnect(priv->phydev);
  225. priv->phydev = NULL;
  226. }
  227. return err;
  228. }
  229. static int mpc52xx_fec_close(struct net_device *dev)
  230. {
  231. struct mpc52xx_fec_priv *priv = netdev_priv(dev);
  232. netif_stop_queue(dev);
  233. mpc52xx_fec_stop(dev);
  234. mpc52xx_fec_free_rx_buffers(dev, priv->rx_dmatsk);
  235. free_irq(dev->irq, dev);
  236. free_irq(priv->r_irq, dev);
  237. free_irq(priv->t_irq, dev);
  238. if (priv->phydev) {
  239. /* power down phy */
  240. phy_stop(priv->phydev);
  241. phy_disconnect(priv->phydev);
  242. priv->phydev = NULL;
  243. }
  244. return 0;
  245. }
  246. /* This will only be invoked if your driver is _not_ in XOFF state.
  247. * What this means is that you need not check it, and that this
  248. * invariant will hold if you make sure that the netif_*_queue()
  249. * calls are done at the proper times.
  250. */
  251. static int mpc52xx_fec_start_xmit(struct sk_buff *skb, struct net_device *dev)
  252. {
  253. struct mpc52xx_fec_priv *priv = netdev_priv(dev);
  254. struct bcom_fec_bd *bd;
  255. unsigned long flags;
  256. if (bcom_queue_full(priv->tx_dmatsk)) {
  257. if (net_ratelimit())
  258. dev_err(&dev->dev, "transmit queue overrun\n");
  259. return NETDEV_TX_BUSY;
  260. }
  261. spin_lock_irqsave(&priv->lock, flags);
  262. bd = (struct bcom_fec_bd *)
  263. bcom_prepare_next_buffer(priv->tx_dmatsk);
  264. bd->status = skb->len | BCOM_FEC_TX_BD_TFD | BCOM_FEC_TX_BD_TC;
  265. bd->skb_pa = dma_map_single(dev->dev.parent, skb->data, skb->len,
  266. DMA_TO_DEVICE);
  267. skb_tx_timestamp(skb);
  268. bcom_submit_next_buffer(priv->tx_dmatsk, skb);
  269. spin_unlock_irqrestore(&priv->lock, flags);
  270. if (bcom_queue_full(priv->tx_dmatsk)) {
  271. netif_stop_queue(dev);
  272. }
  273. return NETDEV_TX_OK;
  274. }
  275. #ifdef CONFIG_NET_POLL_CONTROLLER
  276. static void mpc52xx_fec_poll_controller(struct net_device *dev)
  277. {
  278. struct mpc52xx_fec_priv *priv = netdev_priv(dev);
  279. disable_irq(priv->t_irq);
  280. mpc52xx_fec_tx_interrupt(priv->t_irq, dev);
  281. enable_irq(priv->t_irq);
  282. disable_irq(priv->r_irq);
  283. mpc52xx_fec_rx_interrupt(priv->r_irq, dev);
  284. enable_irq(priv->r_irq);
  285. }
  286. #endif
  287. /* This handles BestComm transmit task interrupts
  288. */
  289. static irqreturn_t mpc52xx_fec_tx_interrupt(int irq, void *dev_id)
  290. {
  291. struct net_device *dev = dev_id;
  292. struct mpc52xx_fec_priv *priv = netdev_priv(dev);
  293. spin_lock(&priv->lock);
  294. while (bcom_buffer_done(priv->tx_dmatsk)) {
  295. struct sk_buff *skb;
  296. struct bcom_fec_bd *bd;
  297. skb = bcom_retrieve_buffer(priv->tx_dmatsk, NULL,
  298. (struct bcom_bd **)&bd);
  299. dma_unmap_single(dev->dev.parent, bd->skb_pa, skb->len,
  300. DMA_TO_DEVICE);
  301. dev_kfree_skb_irq(skb);
  302. }
  303. spin_unlock(&priv->lock);
  304. netif_wake_queue(dev);
  305. return IRQ_HANDLED;
  306. }
  307. static irqreturn_t mpc52xx_fec_rx_interrupt(int irq, void *dev_id)
  308. {
  309. struct net_device *dev = dev_id;
  310. struct mpc52xx_fec_priv *priv = netdev_priv(dev);
  311. struct sk_buff *rskb; /* received sk_buff */
  312. struct sk_buff *skb; /* new sk_buff to enqueue in its place */
  313. struct bcom_fec_bd *bd;
  314. u32 status, physaddr;
  315. int length;
  316. spin_lock(&priv->lock);
  317. while (bcom_buffer_done(priv->rx_dmatsk)) {
  318. rskb = bcom_retrieve_buffer(priv->rx_dmatsk, &status,
  319. (struct bcom_bd **)&bd);
  320. physaddr = bd->skb_pa;
  321. /* Test for errors in received frame */
  322. if (status & BCOM_FEC_RX_BD_ERRORS) {
  323. /* Drop packet and reuse the buffer */
  324. mpc52xx_fec_rx_submit(dev, rskb);
  325. dev->stats.rx_dropped++;
  326. continue;
  327. }
  328. /* skbs are allocated on open, so now we allocate a new one,
  329. * and remove the old (with the packet) */
  330. skb = netdev_alloc_skb(dev, FEC_RX_BUFFER_SIZE);
  331. if (!skb) {
  332. /* Can't get a new one : reuse the same & drop pkt */
  333. dev_notice(&dev->dev, "Low memory - dropped packet.\n");
  334. mpc52xx_fec_rx_submit(dev, rskb);
  335. dev->stats.rx_dropped++;
  336. continue;
  337. }
  338. /* Enqueue the new sk_buff back on the hardware */
  339. mpc52xx_fec_rx_submit(dev, skb);
  340. /* Process the received skb - Drop the spin lock while
  341. * calling into the network stack */
  342. spin_unlock(&priv->lock);
  343. dma_unmap_single(dev->dev.parent, physaddr, rskb->len,
  344. DMA_FROM_DEVICE);
  345. length = status & BCOM_FEC_RX_BD_LEN_MASK;
  346. skb_put(rskb, length - 4); /* length without CRC32 */
  347. rskb->protocol = eth_type_trans(rskb, dev);
  348. if (!skb_defer_rx_timestamp(rskb))
  349. netif_rx(rskb);
  350. spin_lock(&priv->lock);
  351. }
  352. spin_unlock(&priv->lock);
  353. return IRQ_HANDLED;
  354. }
  355. static irqreturn_t mpc52xx_fec_interrupt(int irq, void *dev_id)
  356. {
  357. struct net_device *dev = dev_id;
  358. struct mpc52xx_fec_priv *priv = netdev_priv(dev);
  359. struct mpc52xx_fec __iomem *fec = priv->fec;
  360. u32 ievent;
  361. ievent = in_be32(&fec->ievent);
  362. ievent &= ~FEC_IEVENT_MII; /* mii is handled separately */
  363. if (!ievent)
  364. return IRQ_NONE;
  365. out_be32(&fec->ievent, ievent); /* clear pending events */
  366. /* on fifo error, soft-reset fec */
  367. if (ievent & (FEC_IEVENT_RFIFO_ERROR | FEC_IEVENT_XFIFO_ERROR)) {
  368. if (net_ratelimit() && (ievent & FEC_IEVENT_RFIFO_ERROR))
  369. dev_warn(&dev->dev, "FEC_IEVENT_RFIFO_ERROR\n");
  370. if (net_ratelimit() && (ievent & FEC_IEVENT_XFIFO_ERROR))
  371. dev_warn(&dev->dev, "FEC_IEVENT_XFIFO_ERROR\n");
  372. spin_lock(&priv->lock);
  373. mpc52xx_fec_reset(dev);
  374. spin_unlock(&priv->lock);
  375. return IRQ_HANDLED;
  376. }
  377. if (ievent & ~FEC_IEVENT_TFINT)
  378. dev_dbg(&dev->dev, "ievent: %08x\n", ievent);
  379. return IRQ_HANDLED;
  380. }
  381. /*
  382. * Get the current statistics.
  383. * This may be called with the card open or closed.
  384. */
  385. static struct net_device_stats *mpc52xx_fec_get_stats(struct net_device *dev)
  386. {
  387. struct mpc52xx_fec_priv *priv = netdev_priv(dev);
  388. struct net_device_stats *stats = &dev->stats;
  389. struct mpc52xx_fec __iomem *fec = priv->fec;
  390. stats->rx_bytes = in_be32(&fec->rmon_r_octets);
  391. stats->rx_packets = in_be32(&fec->rmon_r_packets);
  392. stats->rx_errors = in_be32(&fec->rmon_r_crc_align) +
  393. in_be32(&fec->rmon_r_undersize) +
  394. in_be32(&fec->rmon_r_oversize) +
  395. in_be32(&fec->rmon_r_frag) +
  396. in_be32(&fec->rmon_r_jab);
  397. stats->tx_bytes = in_be32(&fec->rmon_t_octets);
  398. stats->tx_packets = in_be32(&fec->rmon_t_packets);
  399. stats->tx_errors = in_be32(&fec->rmon_t_crc_align) +
  400. in_be32(&fec->rmon_t_undersize) +
  401. in_be32(&fec->rmon_t_oversize) +
  402. in_be32(&fec->rmon_t_frag) +
  403. in_be32(&fec->rmon_t_jab);
  404. stats->multicast = in_be32(&fec->rmon_r_mc_pkt);
  405. stats->collisions = in_be32(&fec->rmon_t_col);
  406. /* detailed rx_errors: */
  407. stats->rx_length_errors = in_be32(&fec->rmon_r_undersize)
  408. + in_be32(&fec->rmon_r_oversize)
  409. + in_be32(&fec->rmon_r_frag)
  410. + in_be32(&fec->rmon_r_jab);
  411. stats->rx_over_errors = in_be32(&fec->r_macerr);
  412. stats->rx_crc_errors = in_be32(&fec->ieee_r_crc);
  413. stats->rx_frame_errors = in_be32(&fec->ieee_r_align);
  414. stats->rx_fifo_errors = in_be32(&fec->rmon_r_drop);
  415. stats->rx_missed_errors = in_be32(&fec->rmon_r_drop);
  416. /* detailed tx_errors: */
  417. stats->tx_aborted_errors = 0;
  418. stats->tx_carrier_errors = in_be32(&fec->ieee_t_cserr);
  419. stats->tx_fifo_errors = in_be32(&fec->rmon_t_drop);
  420. stats->tx_heartbeat_errors = in_be32(&fec->ieee_t_sqe);
  421. stats->tx_window_errors = in_be32(&fec->ieee_t_lcol);
  422. return stats;
  423. }
  424. /*
  425. * Read MIB counters in order to reset them,
  426. * then zero all the stats fields in memory
  427. */
  428. static void mpc52xx_fec_reset_stats(struct net_device *dev)
  429. {
  430. struct mpc52xx_fec_priv *priv = netdev_priv(dev);
  431. struct mpc52xx_fec __iomem *fec = priv->fec;
  432. out_be32(&fec->mib_control, FEC_MIB_DISABLE);
  433. memset_io(&fec->rmon_t_drop, 0,
  434. offsetof(struct mpc52xx_fec, reserved10) -
  435. offsetof(struct mpc52xx_fec, rmon_t_drop));
  436. out_be32(&fec->mib_control, 0);
  437. memset(&dev->stats, 0, sizeof(dev->stats));
  438. }
  439. /*
  440. * Set or clear the multicast filter for this adaptor.
  441. */
  442. static void mpc52xx_fec_set_multicast_list(struct net_device *dev)
  443. {
  444. struct mpc52xx_fec_priv *priv = netdev_priv(dev);
  445. struct mpc52xx_fec __iomem *fec = priv->fec;
  446. u32 rx_control;
  447. rx_control = in_be32(&fec->r_cntrl);
  448. if (dev->flags & IFF_PROMISC) {
  449. rx_control |= FEC_RCNTRL_PROM;
  450. out_be32(&fec->r_cntrl, rx_control);
  451. } else {
  452. rx_control &= ~FEC_RCNTRL_PROM;
  453. out_be32(&fec->r_cntrl, rx_control);
  454. if (dev->flags & IFF_ALLMULTI) {
  455. out_be32(&fec->gaddr1, 0xffffffff);
  456. out_be32(&fec->gaddr2, 0xffffffff);
  457. } else {
  458. u32 crc;
  459. struct netdev_hw_addr *ha;
  460. u32 gaddr1 = 0x00000000;
  461. u32 gaddr2 = 0x00000000;
  462. netdev_for_each_mc_addr(ha, dev) {
  463. crc = ether_crc_le(6, ha->addr) >> 26;
  464. if (crc >= 32)
  465. gaddr1 |= 1 << (crc-32);
  466. else
  467. gaddr2 |= 1 << crc;
  468. }
  469. out_be32(&fec->gaddr1, gaddr1);
  470. out_be32(&fec->gaddr2, gaddr2);
  471. }
  472. }
  473. }
  474. /**
  475. * mpc52xx_fec_hw_init
  476. * @dev: network device
  477. *
  478. * Setup various hardware setting, only needed once on start
  479. */
  480. static void mpc52xx_fec_hw_init(struct net_device *dev)
  481. {
  482. struct mpc52xx_fec_priv *priv = netdev_priv(dev);
  483. struct mpc52xx_fec __iomem *fec = priv->fec;
  484. int i;
  485. /* Whack a reset. We should wait for this. */
  486. out_be32(&fec->ecntrl, FEC_ECNTRL_RESET);
  487. for (i = 0; i < FEC_RESET_DELAY; ++i) {
  488. if ((in_be32(&fec->ecntrl) & FEC_ECNTRL_RESET) == 0)
  489. break;
  490. udelay(1);
  491. }
  492. if (i == FEC_RESET_DELAY)
  493. dev_err(&dev->dev, "FEC Reset timeout!\n");
  494. /* set pause to 0x20 frames */
  495. out_be32(&fec->op_pause, FEC_OP_PAUSE_OPCODE | 0x20);
  496. /* high service request will be deasserted when there's < 7 bytes in fifo
  497. * low service request will be deasserted when there's < 4*7 bytes in fifo
  498. */
  499. out_be32(&fec->rfifo_cntrl, FEC_FIFO_CNTRL_FRAME | FEC_FIFO_CNTRL_LTG_7);
  500. out_be32(&fec->tfifo_cntrl, FEC_FIFO_CNTRL_FRAME | FEC_FIFO_CNTRL_LTG_7);
  501. /* alarm when <= x bytes in FIFO */
  502. out_be32(&fec->rfifo_alarm, 0x0000030c);
  503. out_be32(&fec->tfifo_alarm, 0x00000100);
  504. /* begin transmittion when 256 bytes are in FIFO (or EOF or FIFO full) */
  505. out_be32(&fec->x_wmrk, FEC_FIFO_WMRK_256B);
  506. /* enable crc generation */
  507. out_be32(&fec->xmit_fsm, FEC_XMIT_FSM_APPEND_CRC | FEC_XMIT_FSM_ENABLE_CRC);
  508. out_be32(&fec->iaddr1, 0x00000000); /* No individual filter */
  509. out_be32(&fec->iaddr2, 0x00000000); /* No individual filter */
  510. /* set phy speed.
  511. * this can't be done in phy driver, since it needs to be called
  512. * before fec stuff (even on resume) */
  513. out_be32(&fec->mii_speed, priv->mdio_speed);
  514. }
  515. /**
  516. * mpc52xx_fec_start
  517. * @dev: network device
  518. *
  519. * This function is called to start or restart the FEC during a link
  520. * change. This happens on fifo errors or when switching between half
  521. * and full duplex.
  522. */
  523. static void mpc52xx_fec_start(struct net_device *dev)
  524. {
  525. struct mpc52xx_fec_priv *priv = netdev_priv(dev);
  526. struct mpc52xx_fec __iomem *fec = priv->fec;
  527. u32 rcntrl;
  528. u32 tcntrl;
  529. u32 tmp;
  530. /* clear sticky error bits */
  531. tmp = FEC_FIFO_STATUS_ERR | FEC_FIFO_STATUS_UF | FEC_FIFO_STATUS_OF;
  532. out_be32(&fec->rfifo_status, in_be32(&fec->rfifo_status) & tmp);
  533. out_be32(&fec->tfifo_status, in_be32(&fec->tfifo_status) & tmp);
  534. /* FIFOs will reset on mpc52xx_fec_enable */
  535. out_be32(&fec->reset_cntrl, FEC_RESET_CNTRL_ENABLE_IS_RESET);
  536. /* Set station address. */
  537. mpc52xx_fec_set_paddr(dev, dev->dev_addr);
  538. mpc52xx_fec_set_multicast_list(dev);
  539. /* set max frame len, enable flow control, select mii mode */
  540. rcntrl = FEC_RX_BUFFER_SIZE << 16; /* max frame length */
  541. rcntrl |= FEC_RCNTRL_FCE;
  542. if (!priv->seven_wire_mode)
  543. rcntrl |= FEC_RCNTRL_MII_MODE;
  544. if (priv->duplex == DUPLEX_FULL)
  545. tcntrl = FEC_TCNTRL_FDEN; /* FD enable */
  546. else {
  547. rcntrl |= FEC_RCNTRL_DRT; /* disable Rx on Tx (HD) */
  548. tcntrl = 0;
  549. }
  550. out_be32(&fec->r_cntrl, rcntrl);
  551. out_be32(&fec->x_cntrl, tcntrl);
  552. /* Clear any outstanding interrupt. */
  553. out_be32(&fec->ievent, 0xffffffff);
  554. /* Enable interrupts we wish to service. */
  555. out_be32(&fec->imask, FEC_IMASK_ENABLE);
  556. /* And last, enable the transmit and receive processing. */
  557. out_be32(&fec->ecntrl, FEC_ECNTRL_ETHER_EN);
  558. out_be32(&fec->r_des_active, 0x01000000);
  559. }
  560. /**
  561. * mpc52xx_fec_stop
  562. * @dev: network device
  563. *
  564. * stop all activity on fec and empty dma buffers
  565. */
  566. static void mpc52xx_fec_stop(struct net_device *dev)
  567. {
  568. struct mpc52xx_fec_priv *priv = netdev_priv(dev);
  569. struct mpc52xx_fec __iomem *fec = priv->fec;
  570. unsigned long timeout;
  571. /* disable all interrupts */
  572. out_be32(&fec->imask, 0);
  573. /* Disable the rx task. */
  574. bcom_disable(priv->rx_dmatsk);
  575. /* Wait for tx queue to drain, but only if we're in process context */
  576. if (!in_interrupt()) {
  577. timeout = jiffies + msecs_to_jiffies(2000);
  578. while (time_before(jiffies, timeout) &&
  579. !bcom_queue_empty(priv->tx_dmatsk))
  580. msleep(100);
  581. if (time_after_eq(jiffies, timeout))
  582. dev_err(&dev->dev, "queues didn't drain\n");
  583. #if 1
  584. if (time_after_eq(jiffies, timeout)) {
  585. dev_err(&dev->dev, " tx: index: %i, outdex: %i\n",
  586. priv->tx_dmatsk->index,
  587. priv->tx_dmatsk->outdex);
  588. dev_err(&dev->dev, " rx: index: %i, outdex: %i\n",
  589. priv->rx_dmatsk->index,
  590. priv->rx_dmatsk->outdex);
  591. }
  592. #endif
  593. }
  594. bcom_disable(priv->tx_dmatsk);
  595. /* Stop FEC */
  596. out_be32(&fec->ecntrl, in_be32(&fec->ecntrl) & ~FEC_ECNTRL_ETHER_EN);
  597. }
  598. /* reset fec and bestcomm tasks */
  599. static void mpc52xx_fec_reset(struct net_device *dev)
  600. {
  601. struct mpc52xx_fec_priv *priv = netdev_priv(dev);
  602. struct mpc52xx_fec __iomem *fec = priv->fec;
  603. mpc52xx_fec_stop(dev);
  604. out_be32(&fec->rfifo_status, in_be32(&fec->rfifo_status));
  605. out_be32(&fec->reset_cntrl, FEC_RESET_CNTRL_RESET_FIFO);
  606. mpc52xx_fec_free_rx_buffers(dev, priv->rx_dmatsk);
  607. mpc52xx_fec_hw_init(dev);
  608. bcom_fec_rx_reset(priv->rx_dmatsk);
  609. bcom_fec_tx_reset(priv->tx_dmatsk);
  610. mpc52xx_fec_alloc_rx_buffers(dev, priv->rx_dmatsk);
  611. bcom_enable(priv->rx_dmatsk);
  612. bcom_enable(priv->tx_dmatsk);
  613. mpc52xx_fec_start(dev);
  614. netif_wake_queue(dev);
  615. }
  616. /* ethtool interface */
  617. static int mpc52xx_fec_get_settings(struct net_device *dev, struct ethtool_cmd *cmd)
  618. {
  619. struct mpc52xx_fec_priv *priv = netdev_priv(dev);
  620. if (!priv->phydev)
  621. return -ENODEV;
  622. return phy_ethtool_gset(priv->phydev, cmd);
  623. }
  624. static int mpc52xx_fec_set_settings(struct net_device *dev, struct ethtool_cmd *cmd)
  625. {
  626. struct mpc52xx_fec_priv *priv = netdev_priv(dev);
  627. if (!priv->phydev)
  628. return -ENODEV;
  629. return phy_ethtool_sset(priv->phydev, cmd);
  630. }
  631. static u32 mpc52xx_fec_get_msglevel(struct net_device *dev)
  632. {
  633. struct mpc52xx_fec_priv *priv = netdev_priv(dev);
  634. return priv->msg_enable;
  635. }
  636. static void mpc52xx_fec_set_msglevel(struct net_device *dev, u32 level)
  637. {
  638. struct mpc52xx_fec_priv *priv = netdev_priv(dev);
  639. priv->msg_enable = level;
  640. }
  641. static const struct ethtool_ops mpc52xx_fec_ethtool_ops = {
  642. .get_settings = mpc52xx_fec_get_settings,
  643. .set_settings = mpc52xx_fec_set_settings,
  644. .get_link = ethtool_op_get_link,
  645. .get_msglevel = mpc52xx_fec_get_msglevel,
  646. .set_msglevel = mpc52xx_fec_set_msglevel,
  647. .get_ts_info = ethtool_op_get_ts_info,
  648. };
  649. static int mpc52xx_fec_ioctl(struct net_device *dev, struct ifreq *rq, int cmd)
  650. {
  651. struct mpc52xx_fec_priv *priv = netdev_priv(dev);
  652. if (!priv->phydev)
  653. return -ENOTSUPP;
  654. return phy_mii_ioctl(priv->phydev, rq, cmd);
  655. }
  656. static const struct net_device_ops mpc52xx_fec_netdev_ops = {
  657. .ndo_open = mpc52xx_fec_open,
  658. .ndo_stop = mpc52xx_fec_close,
  659. .ndo_start_xmit = mpc52xx_fec_start_xmit,
  660. .ndo_set_rx_mode = mpc52xx_fec_set_multicast_list,
  661. .ndo_set_mac_address = mpc52xx_fec_set_mac_address,
  662. .ndo_validate_addr = eth_validate_addr,
  663. .ndo_do_ioctl = mpc52xx_fec_ioctl,
  664. .ndo_change_mtu = eth_change_mtu,
  665. .ndo_tx_timeout = mpc52xx_fec_tx_timeout,
  666. .ndo_get_stats = mpc52xx_fec_get_stats,
  667. #ifdef CONFIG_NET_POLL_CONTROLLER
  668. .ndo_poll_controller = mpc52xx_fec_poll_controller,
  669. #endif
  670. };
  671. /* ======================================================================== */
  672. /* OF Driver */
  673. /* ======================================================================== */
  674. static int mpc52xx_fec_probe(struct platform_device *op)
  675. {
  676. int rv;
  677. struct net_device *ndev;
  678. struct mpc52xx_fec_priv *priv = NULL;
  679. struct resource mem;
  680. const u32 *prop;
  681. int prop_size;
  682. struct device_node *np = op->dev.of_node;
  683. const char *mac_addr;
  684. phys_addr_t rx_fifo;
  685. phys_addr_t tx_fifo;
  686. /* Get the ether ndev & it's private zone */
  687. ndev = alloc_etherdev(sizeof(struct mpc52xx_fec_priv));
  688. if (!ndev)
  689. return -ENOMEM;
  690. priv = netdev_priv(ndev);
  691. priv->ndev = ndev;
  692. /* Reserve FEC control zone */
  693. rv = of_address_to_resource(np, 0, &mem);
  694. if (rv) {
  695. pr_err("Error while parsing device node resource\n");
  696. goto err_netdev;
  697. }
  698. if (resource_size(&mem) < sizeof(struct mpc52xx_fec)) {
  699. pr_err("invalid resource size (%lx < %x), check mpc52xx_devices.c\n",
  700. (unsigned long)resource_size(&mem),
  701. sizeof(struct mpc52xx_fec));
  702. rv = -EINVAL;
  703. goto err_netdev;
  704. }
  705. if (!request_mem_region(mem.start, sizeof(struct mpc52xx_fec),
  706. DRIVER_NAME)) {
  707. rv = -EBUSY;
  708. goto err_netdev;
  709. }
  710. /* Init ether ndev with what we have */
  711. ndev->netdev_ops = &mpc52xx_fec_netdev_ops;
  712. ndev->ethtool_ops = &mpc52xx_fec_ethtool_ops;
  713. ndev->watchdog_timeo = FEC_WATCHDOG_TIMEOUT;
  714. ndev->base_addr = mem.start;
  715. SET_NETDEV_DEV(ndev, &op->dev);
  716. spin_lock_init(&priv->lock);
  717. /* ioremap the zones */
  718. priv->fec = ioremap(mem.start, sizeof(struct mpc52xx_fec));
  719. if (!priv->fec) {
  720. rv = -ENOMEM;
  721. goto err_mem_region;
  722. }
  723. /* Bestcomm init */
  724. rx_fifo = ndev->base_addr + offsetof(struct mpc52xx_fec, rfifo_data);
  725. tx_fifo = ndev->base_addr + offsetof(struct mpc52xx_fec, tfifo_data);
  726. priv->rx_dmatsk = bcom_fec_rx_init(FEC_RX_NUM_BD, rx_fifo, FEC_RX_BUFFER_SIZE);
  727. priv->tx_dmatsk = bcom_fec_tx_init(FEC_TX_NUM_BD, tx_fifo);
  728. if (!priv->rx_dmatsk || !priv->tx_dmatsk) {
  729. pr_err("Can not init SDMA tasks\n");
  730. rv = -ENOMEM;
  731. goto err_rx_tx_dmatsk;
  732. }
  733. /* Get the IRQ we need one by one */
  734. /* Control */
  735. ndev->irq = irq_of_parse_and_map(np, 0);
  736. /* RX */
  737. priv->r_irq = bcom_get_task_irq(priv->rx_dmatsk);
  738. /* TX */
  739. priv->t_irq = bcom_get_task_irq(priv->tx_dmatsk);
  740. /*
  741. * MAC address init:
  742. *
  743. * First try to read MAC address from DT
  744. */
  745. mac_addr = of_get_mac_address(np);
  746. if (mac_addr) {
  747. memcpy(ndev->dev_addr, mac_addr, ETH_ALEN);
  748. } else {
  749. struct mpc52xx_fec __iomem *fec = priv->fec;
  750. /*
  751. * If the MAC addresse is not provided via DT then read
  752. * it back from the controller regs
  753. */
  754. *(u32 *)(&ndev->dev_addr[0]) = in_be32(&fec->paddr1);
  755. *(u16 *)(&ndev->dev_addr[4]) = in_be32(&fec->paddr2) >> 16;
  756. }
  757. /*
  758. * Check if the MAC address is valid, if not get a random one
  759. */
  760. if (!is_valid_ether_addr(ndev->dev_addr)) {
  761. eth_hw_addr_random(ndev);
  762. dev_warn(&ndev->dev, "using random MAC address %pM\n",
  763. ndev->dev_addr);
  764. }
  765. priv->msg_enable = netif_msg_init(debug, MPC52xx_MESSAGES_DEFAULT);
  766. /*
  767. * Link mode configuration
  768. */
  769. /* Start with safe defaults for link connection */
  770. priv->speed = 100;
  771. priv->duplex = DUPLEX_HALF;
  772. priv->mdio_speed = ((mpc5xxx_get_bus_frequency(np) >> 20) / 5) << 1;
  773. /* The current speed preconfigures the speed of the MII link */
  774. prop = of_get_property(np, "current-speed", &prop_size);
  775. if (prop && (prop_size >= sizeof(u32) * 2)) {
  776. priv->speed = prop[0];
  777. priv->duplex = prop[1] ? DUPLEX_FULL : DUPLEX_HALF;
  778. }
  779. /* If there is a phy handle, then get the PHY node */
  780. priv->phy_node = of_parse_phandle(np, "phy-handle", 0);
  781. /* the 7-wire property means don't use MII mode */
  782. if (of_find_property(np, "fsl,7-wire-mode", NULL)) {
  783. priv->seven_wire_mode = 1;
  784. dev_info(&ndev->dev, "using 7-wire PHY mode\n");
  785. }
  786. /* Hardware init */
  787. mpc52xx_fec_hw_init(ndev);
  788. mpc52xx_fec_reset_stats(ndev);
  789. rv = register_netdev(ndev);
  790. if (rv < 0)
  791. goto err_node;
  792. /* We're done ! */
  793. platform_set_drvdata(op, ndev);
  794. netdev_info(ndev, "%s MAC %pM\n",
  795. op->dev.of_node->full_name, ndev->dev_addr);
  796. return 0;
  797. err_node:
  798. of_node_put(priv->phy_node);
  799. irq_dispose_mapping(ndev->irq);
  800. err_rx_tx_dmatsk:
  801. if (priv->rx_dmatsk)
  802. bcom_fec_rx_release(priv->rx_dmatsk);
  803. if (priv->tx_dmatsk)
  804. bcom_fec_tx_release(priv->tx_dmatsk);
  805. iounmap(priv->fec);
  806. err_mem_region:
  807. release_mem_region(mem.start, sizeof(struct mpc52xx_fec));
  808. err_netdev:
  809. free_netdev(ndev);
  810. return rv;
  811. }
  812. static int
  813. mpc52xx_fec_remove(struct platform_device *op)
  814. {
  815. struct net_device *ndev;
  816. struct mpc52xx_fec_priv *priv;
  817. ndev = platform_get_drvdata(op);
  818. priv = netdev_priv(ndev);
  819. unregister_netdev(ndev);
  820. of_node_put(priv->phy_node);
  821. priv->phy_node = NULL;
  822. irq_dispose_mapping(ndev->irq);
  823. bcom_fec_rx_release(priv->rx_dmatsk);
  824. bcom_fec_tx_release(priv->tx_dmatsk);
  825. iounmap(priv->fec);
  826. release_mem_region(ndev->base_addr, sizeof(struct mpc52xx_fec));
  827. free_netdev(ndev);
  828. return 0;
  829. }
  830. #ifdef CONFIG_PM
  831. static int mpc52xx_fec_of_suspend(struct platform_device *op, pm_message_t state)
  832. {
  833. struct net_device *dev = platform_get_drvdata(op);
  834. if (netif_running(dev))
  835. mpc52xx_fec_close(dev);
  836. return 0;
  837. }
  838. static int mpc52xx_fec_of_resume(struct platform_device *op)
  839. {
  840. struct net_device *dev = platform_get_drvdata(op);
  841. mpc52xx_fec_hw_init(dev);
  842. mpc52xx_fec_reset_stats(dev);
  843. if (netif_running(dev))
  844. mpc52xx_fec_open(dev);
  845. return 0;
  846. }
  847. #endif
  848. static const struct of_device_id mpc52xx_fec_match[] = {
  849. { .compatible = "fsl,mpc5200b-fec", },
  850. { .compatible = "fsl,mpc5200-fec", },
  851. { .compatible = "mpc5200-fec", },
  852. { }
  853. };
  854. MODULE_DEVICE_TABLE(of, mpc52xx_fec_match);
  855. static struct platform_driver mpc52xx_fec_driver = {
  856. .driver = {
  857. .name = DRIVER_NAME,
  858. .of_match_table = mpc52xx_fec_match,
  859. },
  860. .probe = mpc52xx_fec_probe,
  861. .remove = mpc52xx_fec_remove,
  862. #ifdef CONFIG_PM
  863. .suspend = mpc52xx_fec_of_suspend,
  864. .resume = mpc52xx_fec_of_resume,
  865. #endif
  866. };
  867. /* ======================================================================== */
  868. /* Module */
  869. /* ======================================================================== */
  870. static int __init
  871. mpc52xx_fec_init(void)
  872. {
  873. #ifdef CONFIG_FEC_MPC52xx_MDIO
  874. int ret;
  875. ret = platform_driver_register(&mpc52xx_fec_mdio_driver);
  876. if (ret) {
  877. pr_err("failed to register mdio driver\n");
  878. return ret;
  879. }
  880. #endif
  881. return platform_driver_register(&mpc52xx_fec_driver);
  882. }
  883. static void __exit
  884. mpc52xx_fec_exit(void)
  885. {
  886. platform_driver_unregister(&mpc52xx_fec_driver);
  887. #ifdef CONFIG_FEC_MPC52xx_MDIO
  888. platform_driver_unregister(&mpc52xx_fec_mdio_driver);
  889. #endif
  890. }
  891. module_init(mpc52xx_fec_init);
  892. module_exit(mpc52xx_fec_exit);
  893. MODULE_LICENSE("GPL");
  894. MODULE_AUTHOR("Dale Farnsworth");
  895. MODULE_DESCRIPTION("Ethernet driver for the Freescale MPC52xx FEC");