Kconfig 3.3 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106
  1. #
  2. # Memory devices
  3. #
  4. menuconfig MEMORY
  5. bool "Memory Controller drivers"
  6. if MEMORY
  7. config ATMEL_SDRAMC
  8. bool "Atmel (Multi-port DDR-)SDRAM Controller"
  9. default y
  10. depends on ARCH_AT91 && OF
  11. help
  12. This driver is for Atmel SDRAM Controller or Atmel Multi-port
  13. DDR-SDRAM Controller available on Atmel AT91SAM9 and SAMA5 SoCs.
  14. Starting with the at91sam9g45, this controller supports SDR, DDR and
  15. LP-DDR memories.
  16. config TI_AEMIF
  17. tristate "Texas Instruments AEMIF driver"
  18. depends on (ARCH_DAVINCI || ARCH_KEYSTONE) && OF
  19. help
  20. This driver is for the AEMIF module available in Texas Instruments
  21. SoCs. AEMIF stands for Asynchronous External Memory Interface and
  22. is intended to provide a glue-less interface to a variety of
  23. asynchronuous memory devices like ASRAM, NOR and NAND memory. A total
  24. of 256M bytes of any of these memories can be accessed at a given
  25. time via four chip selects with 64M byte access per chip select.
  26. config TI_EMIF
  27. tristate "Texas Instruments EMIF driver"
  28. depends on ARCH_OMAP2PLUS
  29. select DDR
  30. help
  31. This driver is for the EMIF module available in Texas Instruments
  32. SoCs. EMIF is an SDRAM controller that, based on its revision,
  33. supports one or more of DDR2, DDR3, and LPDDR2 SDRAM protocols.
  34. This driver takes care of only LPDDR2 memories presently. The
  35. functions of the driver includes re-configuring AC timing
  36. parameters and other settings during frequency, voltage and
  37. temperature changes
  38. config OMAP_GPMC
  39. bool
  40. help
  41. This driver is for the General Purpose Memory Controller (GPMC)
  42. present on Texas Instruments SoCs (e.g. OMAP2+). GPMC allows
  43. interfacing to a variety of asynchronous as well as synchronous
  44. memory drives like NOR, NAND, OneNAND, SRAM.
  45. config OMAP_GPMC_DEBUG
  46. bool
  47. depends on OMAP_GPMC
  48. help
  49. Enables verbose debugging mostly to decode the bootloader provided
  50. timings. Enable this during development to configure devices
  51. connected to the GPMC bus.
  52. config MVEBU_DEVBUS
  53. bool "Marvell EBU Device Bus Controller"
  54. default y
  55. depends on PLAT_ORION && OF
  56. help
  57. This driver is for the Device Bus controller available in some
  58. Marvell EBU SoCs such as Discovery (mv78xx0), Orion (88f5xxx) and
  59. Armada 370 and Armada XP. This controller allows to handle flash
  60. devices such as NOR, NAND, SRAM, and FPGA.
  61. config TEGRA20_MC
  62. bool "Tegra20 Memory Controller(MC) driver"
  63. default y
  64. depends on ARCH_TEGRA_2x_SOC
  65. help
  66. This driver is for the Memory Controller(MC) module available
  67. in Tegra20 SoCs, mainly for a address translation fault
  68. analysis, especially for IOMMU/GART(Graphics Address
  69. Relocation Table) module.
  70. config FSL_CORENET_CF
  71. tristate "Freescale CoreNet Error Reporting"
  72. depends on FSL_SOC_BOOKE
  73. help
  74. Say Y for reporting of errors from the Freescale CoreNet
  75. Coherency Fabric. Errors reported include accesses to
  76. physical addresses that mapped by no local access window
  77. (LAW) or an invalid LAW, as well as bad cache state that
  78. represents a coherency violation.
  79. config FSL_IFC
  80. bool
  81. depends on FSL_SOC
  82. config JZ4780_NEMC
  83. bool "Ingenic JZ4780 SoC NEMC driver"
  84. default y
  85. depends on MACH_JZ4780
  86. help
  87. This driver is for the NAND/External Memory Controller (NEMC) in
  88. the Ingenic JZ4780. This controller is used to handle external
  89. memory devices such as NAND and SRAM.
  90. source "drivers/memory/tegra/Kconfig"
  91. endif