cache.h 444 B

123456789101112131415161718
  1. #ifndef __UM_CACHE_H
  2. #define __UM_CACHE_H
  3. #if defined(CONFIG_UML_X86) && !defined(CONFIG_64BIT)
  4. # define L1_CACHE_SHIFT (CONFIG_X86_L1_CACHE_SHIFT)
  5. #elif defined(CONFIG_UML_X86) /* 64-bit */
  6. # define L1_CACHE_SHIFT 6 /* Should be 7 on Intel */
  7. #else
  8. /* XXX: this was taken from x86, now it's completely random. Luckily only
  9. * affects SMP padding. */
  10. # define L1_CACHE_SHIFT 5
  11. #endif
  12. #define L1_CACHE_BYTES (1 << L1_CACHE_SHIFT)
  13. #endif