smp.c 3.9 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169
  1. /*
  2. * SMP support for BPA machines.
  3. *
  4. * Dave Engebretsen, Peter Bergner, and
  5. * Mike Corrigan {engebret|bergner|mikec}@us.ibm.com
  6. *
  7. * Plus various changes from other IBM teams...
  8. *
  9. * This program is free software; you can redistribute it and/or
  10. * modify it under the terms of the GNU General Public License
  11. * as published by the Free Software Foundation; either version
  12. * 2 of the License, or (at your option) any later version.
  13. */
  14. #undef DEBUG
  15. #include <linux/kernel.h>
  16. #include <linux/sched.h>
  17. #include <linux/smp.h>
  18. #include <linux/interrupt.h>
  19. #include <linux/delay.h>
  20. #include <linux/init.h>
  21. #include <linux/spinlock.h>
  22. #include <linux/cache.h>
  23. #include <linux/err.h>
  24. #include <linux/device.h>
  25. #include <linux/cpu.h>
  26. #include <asm/ptrace.h>
  27. #include <linux/atomic.h>
  28. #include <asm/irq.h>
  29. #include <asm/page.h>
  30. #include <asm/pgtable.h>
  31. #include <asm/io.h>
  32. #include <asm/prom.h>
  33. #include <asm/smp.h>
  34. #include <asm/paca.h>
  35. #include <asm/machdep.h>
  36. #include <asm/cputable.h>
  37. #include <asm/firmware.h>
  38. #include <asm/rtas.h>
  39. #include <asm/cputhreads.h>
  40. #include <asm/code-patching.h>
  41. #include "interrupt.h"
  42. #include <asm/udbg.h>
  43. #ifdef DEBUG
  44. #define DBG(fmt...) udbg_printf(fmt)
  45. #else
  46. #define DBG(fmt...)
  47. #endif
  48. /*
  49. * The Primary thread of each non-boot processor was started from the OF client
  50. * interface by prom_hold_cpus and is spinning on secondary_hold_spinloop.
  51. */
  52. static cpumask_t of_spin_map;
  53. /**
  54. * smp_startup_cpu() - start the given cpu
  55. *
  56. * At boot time, there is nothing to do for primary threads which were
  57. * started from Open Firmware. For anything else, call RTAS with the
  58. * appropriate start location.
  59. *
  60. * Returns:
  61. * 0 - failure
  62. * 1 - success
  63. */
  64. static inline int smp_startup_cpu(unsigned int lcpu)
  65. {
  66. int status;
  67. unsigned long start_here =
  68. __pa(ppc_function_entry(generic_secondary_smp_init));
  69. unsigned int pcpu;
  70. int start_cpu;
  71. if (cpumask_test_cpu(lcpu, &of_spin_map))
  72. /* Already started by OF and sitting in spin loop */
  73. return 1;
  74. pcpu = get_hard_smp_processor_id(lcpu);
  75. /* Fixup atomic count: it exited inside IRQ handler. */
  76. task_thread_info(paca[lcpu].__current)->preempt_count = 0;
  77. /*
  78. * If the RTAS start-cpu token does not exist then presume the
  79. * cpu is already spinning.
  80. */
  81. start_cpu = rtas_token("start-cpu");
  82. if (start_cpu == RTAS_UNKNOWN_SERVICE)
  83. return 1;
  84. status = rtas_call(start_cpu, 3, 1, NULL, pcpu, start_here, lcpu);
  85. if (status != 0) {
  86. printk(KERN_ERR "start-cpu failed: %i\n", status);
  87. return 0;
  88. }
  89. return 1;
  90. }
  91. static void smp_cell_setup_cpu(int cpu)
  92. {
  93. if (cpu != boot_cpuid)
  94. iic_setup_cpu();
  95. /*
  96. * change default DABRX to allow user watchpoints
  97. */
  98. mtspr(SPRN_DABRX, DABRX_KERNEL | DABRX_USER);
  99. }
  100. static int smp_cell_kick_cpu(int nr)
  101. {
  102. BUG_ON(nr < 0 || nr >= NR_CPUS);
  103. if (!smp_startup_cpu(nr))
  104. return -ENOENT;
  105. /*
  106. * The processor is currently spinning, waiting for the
  107. * cpu_start field to become non-zero After we set cpu_start,
  108. * the processor will continue on to secondary_start
  109. */
  110. paca[nr].cpu_start = 1;
  111. return 0;
  112. }
  113. static struct smp_ops_t bpa_iic_smp_ops = {
  114. .message_pass = iic_message_pass,
  115. .probe = iic_request_IPIs,
  116. .kick_cpu = smp_cell_kick_cpu,
  117. .setup_cpu = smp_cell_setup_cpu,
  118. .cpu_bootable = smp_generic_cpu_bootable,
  119. };
  120. /* This is called very early */
  121. void __init smp_init_cell(void)
  122. {
  123. int i;
  124. DBG(" -> smp_init_cell()\n");
  125. smp_ops = &bpa_iic_smp_ops;
  126. /* Mark threads which are still spinning in hold loops. */
  127. if (cpu_has_feature(CPU_FTR_SMT)) {
  128. for_each_present_cpu(i) {
  129. if (cpu_thread_in_core(i) == 0)
  130. cpumask_set_cpu(i, &of_spin_map);
  131. }
  132. } else
  133. cpumask_copy(&of_spin_map, cpu_present_mask);
  134. cpumask_clear_cpu(boot_cpuid, &of_spin_map);
  135. /* Non-lpar has additional take/give timebase */
  136. if (rtas_token("freeze-time-base") != RTAS_UNKNOWN_SERVICE) {
  137. smp_ops->give_timebase = rtas_give_timebase;
  138. smp_ops->take_timebase = rtas_take_timebase;
  139. }
  140. DBG(" <- smp_init_cell()\n");
  141. }