op_model_ev4.c 3.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115
  1. /**
  2. * @file arch/alpha/oprofile/op_model_ev4.c
  3. *
  4. * @remark Copyright 2002 OProfile authors
  5. * @remark Read the file COPYING
  6. *
  7. * @author Richard Henderson <rth@twiddle.net>
  8. */
  9. #include <linux/oprofile.h>
  10. #include <linux/smp.h>
  11. #include <asm/ptrace.h>
  12. #include "op_impl.h"
  13. /* Compute all of the registers in preparation for enabling profiling. */
  14. static void
  15. ev4_reg_setup(struct op_register_config *reg,
  16. struct op_counter_config *ctr,
  17. struct op_system_config *sys)
  18. {
  19. unsigned long ctl = 0, count, hilo;
  20. /* Select desired events. We've mapped the event numbers
  21. such that they fit directly into the event selection fields.
  22. Note that there is no "off" setting. In both cases we select
  23. the EXTERNAL event source, hoping that it'll be the lowest
  24. frequency, and set the frequency counter to LOW. The interrupts
  25. for these "disabled" counter overflows are ignored by the
  26. interrupt handler.
  27. This is most irritating, because the hardware *can* enable and
  28. disable the interrupts for these counters independently, but the
  29. wrperfmon interface doesn't allow it. */
  30. ctl |= (ctr[0].enabled ? ctr[0].event << 8 : 14 << 8);
  31. ctl |= (ctr[1].enabled ? (ctr[1].event - 16) << 32 : 7ul << 32);
  32. /* EV4 can not read or write its counter registers. The only
  33. thing one can do at all is see if you overflow and get an
  34. interrupt. We can set the width of the counters, to some
  35. extent. Take the interrupt count selected by the user,
  36. map it onto one of the possible values, and write it back. */
  37. count = ctr[0].count;
  38. if (count <= 4096)
  39. count = 4096, hilo = 1;
  40. else
  41. count = 65536, hilo = 0;
  42. ctr[0].count = count;
  43. ctl |= (ctr[0].enabled && hilo) << 3;
  44. count = ctr[1].count;
  45. if (count <= 256)
  46. count = 256, hilo = 1;
  47. else
  48. count = 4096, hilo = 0;
  49. ctr[1].count = count;
  50. ctl |= (ctr[1].enabled && hilo);
  51. reg->mux_select = ctl;
  52. /* Select performance monitoring options. */
  53. /* ??? Need to come up with some mechanism to trace only
  54. selected processes. EV4 does not have a mechanism to
  55. select kernel or user mode only. For now, enable always. */
  56. reg->proc_mode = 0;
  57. /* Frequency is folded into mux_select for EV4. */
  58. reg->freq = 0;
  59. /* See above regarding no writes. */
  60. reg->reset_values = 0;
  61. reg->need_reset = 0;
  62. }
  63. /* Program all of the registers in preparation for enabling profiling. */
  64. static void
  65. ev4_cpu_setup(void *x)
  66. {
  67. struct op_register_config *reg = x;
  68. wrperfmon(2, reg->mux_select);
  69. wrperfmon(3, reg->proc_mode);
  70. }
  71. static void
  72. ev4_handle_interrupt(unsigned long which, struct pt_regs *regs,
  73. struct op_counter_config *ctr)
  74. {
  75. /* EV4 can't properly disable counters individually.
  76. Discard "disabled" events now. */
  77. if (!ctr[which].enabled)
  78. return;
  79. /* Record the sample. */
  80. oprofile_add_sample(regs, which);
  81. }
  82. struct op_axp_model op_model_ev4 = {
  83. .reg_setup = ev4_reg_setup,
  84. .cpu_setup = ev4_cpu_setup,
  85. .reset_ctr = NULL,
  86. .handle_interrupt = ev4_handle_interrupt,
  87. .cpu_type = "alpha/ev4",
  88. .num_counters = 2,
  89. .can_set_proc_mode = 0,
  90. };