qcom,i2c-qup.txt 1.1 KB

1234567891011121314151617181920212223242526272829303132333435363738394041
  1. Qualcomm Universal Peripheral (QUP) I2C controller
  2. Required properties:
  3. - compatible: Should be:
  4. * "qcom,i2c-qup-v1.1.1" for 8660, 8960 and 8064.
  5. * "qcom,i2c-qup-v2.1.1" for 8974 v1.
  6. * "qcom,i2c-qup-v2.2.1" for 8974 v2 and later.
  7. - reg: Should contain QUP register address and length.
  8. - interrupts: Should contain I2C interrupt.
  9. - clocks: A list of phandles + clock-specifiers, one for each entry in
  10. clock-names.
  11. - clock-names: Should contain:
  12. * "core" for the core clock
  13. * "iface" for the AHB clock
  14. - #address-cells: Should be <1> Address cells for i2c device address
  15. - #size-cells: Should be <0> as i2c addresses have no size component
  16. Optional properties:
  17. - clock-frequency: Should specify the desired i2c bus clock frequency in Hz,
  18. defaults to 100kHz if omitted.
  19. Child nodes should conform to i2c bus binding.
  20. Example:
  21. i2c@f9924000 {
  22. compatible = "qcom,i2c-qup-v2.2.1";
  23. reg = <0xf9924000 0x1000>;
  24. interrupts = <0 96 0>;
  25. clocks = <&gcc GCC_BLSP1_QUP2_I2C_APPS_CLK>, <&gcc GCC_BLSP1_AHB_CLK>;
  26. clock-names = "core", "iface";
  27. clock-frequency = <355000>;
  28. #address-cells = <1>;
  29. #size-cells = <0>;
  30. };