coresight.txt 4.8 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204
  1. * CoreSight Components:
  2. CoreSight components are compliant with the ARM CoreSight architecture
  3. specification and can be connected in various topologies to suit a particular
  4. SoCs tracing needs. These trace components can generally be classified as
  5. sinks, links and sources. Trace data produced by one or more sources flows
  6. through the intermediate links connecting the source to the currently selected
  7. sink. Each CoreSight component device should use these properties to describe
  8. its hardware characteristcs.
  9. * Required properties for all components *except* non-configurable replicators:
  10. * compatible: These have to be supplemented with "arm,primecell" as
  11. drivers are using the AMBA bus interface. Possible values include:
  12. - "arm,coresight-etb10", "arm,primecell";
  13. - "arm,coresight-tpiu", "arm,primecell";
  14. - "arm,coresight-tmc", "arm,primecell";
  15. - "arm,coresight-funnel", "arm,primecell";
  16. - "arm,coresight-etm3x", "arm,primecell";
  17. - "qcom,coresight-replicator1x", "arm,primecell";
  18. * reg: physical base address and length of the register
  19. set(s) of the component.
  20. * clocks: the clocks associated to this component.
  21. * clock-names: the name of the clocks referenced by the code.
  22. Since we are using the AMBA framework, the name of the clock
  23. providing the interconnect should be "apb_pclk", and some
  24. coresight blocks also have an additional clock "atclk", which
  25. clocks the core of that coresight component. The latter clock
  26. is optional.
  27. * port or ports: The representation of the component's port
  28. layout using the generic DT graph presentation found in
  29. "bindings/graph.txt".
  30. * Required properties for devices that don't show up on the AMBA bus, such as
  31. non-configurable replicators:
  32. * compatible: Currently supported value is (note the absence of the
  33. AMBA markee):
  34. - "arm,coresight-replicator"
  35. * port or ports: same as above.
  36. * Optional properties for ETM/PTMs:
  37. * arm,cp14: must be present if the system accesses ETM/PTM management
  38. registers via co-processor 14.
  39. * cpu: the cpu phandle this ETM/PTM is affined to. When omitted the
  40. source is considered to belong to CPU0.
  41. * Optional property for TMC:
  42. * arm,buffer-size: size of contiguous buffer space for TMC ETR
  43. (embedded trace router)
  44. Example:
  45. 1. Sinks
  46. etb@20010000 {
  47. compatible = "arm,coresight-etb10", "arm,primecell";
  48. reg = <0 0x20010000 0 0x1000>;
  49. clocks = <&oscclk6a>;
  50. clock-names = "apb_pclk";
  51. port {
  52. etb_in_port: endpoint@0 {
  53. slave-mode;
  54. remote-endpoint = <&replicator_out_port0>;
  55. };
  56. };
  57. };
  58. tpiu@20030000 {
  59. compatible = "arm,coresight-tpiu", "arm,primecell";
  60. reg = <0 0x20030000 0 0x1000>;
  61. clocks = <&oscclk6a>;
  62. clock-names = "apb_pclk";
  63. port {
  64. tpiu_in_port: endpoint@0 {
  65. slave-mode;
  66. remote-endpoint = <&replicator_out_port1>;
  67. };
  68. };
  69. };
  70. 2. Links
  71. replicator {
  72. /* non-configurable replicators don't show up on the
  73. * AMBA bus. As such no need to add "arm,primecell".
  74. */
  75. compatible = "arm,coresight-replicator";
  76. ports {
  77. #address-cells = <1>;
  78. #size-cells = <0>;
  79. /* replicator output ports */
  80. port@0 {
  81. reg = <0>;
  82. replicator_out_port0: endpoint {
  83. remote-endpoint = <&etb_in_port>;
  84. };
  85. };
  86. port@1 {
  87. reg = <1>;
  88. replicator_out_port1: endpoint {
  89. remote-endpoint = <&tpiu_in_port>;
  90. };
  91. };
  92. /* replicator input port */
  93. port@2 {
  94. reg = <0>;
  95. replicator_in_port0: endpoint {
  96. slave-mode;
  97. remote-endpoint = <&funnel_out_port0>;
  98. };
  99. };
  100. };
  101. };
  102. funnel@20040000 {
  103. compatible = "arm,coresight-funnel", "arm,primecell";
  104. reg = <0 0x20040000 0 0x1000>;
  105. clocks = <&oscclk6a>;
  106. clock-names = "apb_pclk";
  107. ports {
  108. #address-cells = <1>;
  109. #size-cells = <0>;
  110. /* funnel output port */
  111. port@0 {
  112. reg = <0>;
  113. funnel_out_port0: endpoint {
  114. remote-endpoint =
  115. <&replicator_in_port0>;
  116. };
  117. };
  118. /* funnel input ports */
  119. port@1 {
  120. reg = <0>;
  121. funnel_in_port0: endpoint {
  122. slave-mode;
  123. remote-endpoint = <&ptm0_out_port>;
  124. };
  125. };
  126. port@2 {
  127. reg = <1>;
  128. funnel_in_port1: endpoint {
  129. slave-mode;
  130. remote-endpoint = <&ptm1_out_port>;
  131. };
  132. };
  133. port@3 {
  134. reg = <2>;
  135. funnel_in_port2: endpoint {
  136. slave-mode;
  137. remote-endpoint = <&etm0_out_port>;
  138. };
  139. };
  140. };
  141. };
  142. 3. Sources
  143. ptm@2201c000 {
  144. compatible = "arm,coresight-etm3x", "arm,primecell";
  145. reg = <0 0x2201c000 0 0x1000>;
  146. cpu = <&cpu0>;
  147. clocks = <&oscclk6a>;
  148. clock-names = "apb_pclk";
  149. port {
  150. ptm0_out_port: endpoint {
  151. remote-endpoint = <&funnel_in_port0>;
  152. };
  153. };
  154. };
  155. ptm@2201d000 {
  156. compatible = "arm,coresight-etm3x", "arm,primecell";
  157. reg = <0 0x2201d000 0 0x1000>;
  158. cpu = <&cpu1>;
  159. clocks = <&oscclk6a>;
  160. clock-names = "apb_pclk";
  161. port {
  162. ptm1_out_port: endpoint {
  163. remote-endpoint = <&funnel_in_port1>;
  164. };
  165. };
  166. };