Home Explore Help
Sign In
carlosorochi
/
awlsim
forked from mbuesch/awlsim
Watch 1
Star 1
Fork 0
Files
Branch: master
Branches Tags
awlsim
/
tests
/
tc100_instructions
/
insn_EDGE.awl

insn_EDGE.awl 1.0 KB
Permalink History Raw

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970 
  1. 	CLR
    2. 

  2. 	=		M 0.0
    3. 

  3. 	__STWRST
    4. 

  4. 	__ASSERT==	M 0.0,		0
    5. 

  5. 	CLR
    6. 

  6. 	FP		M 0.0
    7. 

  7. 	__ASSERT==	__STW VKE,	0
    8. 

  8. 	__ASSERT==	M 0.0,		0
    9. 

  9. 	CLR
    10. 

  10. 	FP		M 0.0
    11. 

  11. 	__ASSERT==	__STW VKE,	0
    12. 

  12. 	__ASSERT==	M 0.0,		0
    13. 

  13. 	SET
    14. 

  14. 	FP		M 0.0
    15. 

  15. 	__ASSERT==	__STW VKE,	1
    16. 

  16. 	__ASSERT==	M 0.0,		1
    17. 

  17. 	SET
    18. 

  18. 	FP		M 0.0
    19. 

  19. 	__ASSERT==	__STW VKE,	0
    20. 

  20. 	__ASSERT==	M 0.0,		1
    21. 

  21. 	CLR
    22. 

  22. 	FP		M 0.0
    23. 

  23. 	__ASSERT==	__STW VKE,	0
    24. 

  24. 	__ASSERT==	M 0.0,		0
    25. 

  25. 	SET
    26. 

  26. 	FP		M 0.0
    27. 

  27. 	__ASSERT==	__STW VKE,	1
    28. 

  28. 	__ASSERT==	M 0.0,		1
    29. 

  29. 	SET
    30. 

  30. 	FP		M 0.0
    31. 

  31. 	__ASSERT==	__STW VKE,	0
    32. 

  32. 	__ASSERT==	M 0.0,		1
    33. 

  33. 

  34. 

  35. 	CLR
    36. 

  36. 	=		M 0.0
    37. 

  37. 	__STWRST
    38. 

  38. 	__ASSERT==	M 0.0,		0
    39. 

  39. 	SET
    40. 

  40. 	FN		M 0.0
    41. 

  41. 	__ASSERT==	__STW VKE,	0
    42. 

  42. 	__ASSERT==	M 0.0,		1
    43. 

  43. 	SET
    44. 

  44. 	FN		M 0.0
    45. 

  45. 	__ASSERT==	__STW VKE,	0
    46. 

  46. 	__ASSERT==	M 0.0,		1
    47. 

  47. 	CLR
    48. 

  48. 	FN		M 0.0
    49. 

  49. 	__ASSERT==	__STW VKE,	1
    50. 

  50. 	__ASSERT==	M 0.0,		0
    51. 

  51. 	CLR
    52. 

  52. 	FN		M 0.0
    53. 

  53. 	__ASSERT==	__STW VKE,	0
    54. 

  54. 	__ASSERT==	M 0.0,		0
    55. 

  55. 	SET
    56. 

  56. 	FN		M 0.0
    57. 

  57. 	__ASSERT==	__STW VKE,	0
    58. 

  58. 	__ASSERT==	M 0.0,		1
    59. 

  59. 	CLR
    60. 

  60. 	FN		M 0.0
    61. 

  61. 	__ASSERT==	__STW VKE,	1
    62. 

  62. 	__ASSERT==	M 0.0,		0
    63. 

  63. 	CLR
    64. 

  64. 	FN		M 0.0
    65. 

  65. 	__ASSERT==	__STW VKE,	0
    66. 

  66. 	__ASSERT==	M 0.0,		0
    67. 

  67. 

  68. 

  69. 	CALL SFC 46 // STOP CPU
    70. 

  70.