tps65217.h 8.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290
  1. /*
  2. * linux/mfd/tps65217.h
  3. *
  4. * Functions to access TPS65217 power management chip.
  5. *
  6. * Copyright (C) 2011 Texas Instruments Incorporated - http://www.ti.com/
  7. *
  8. * This program is free software; you can redistribute it and/or
  9. * modify it under the terms of the GNU General Public License as
  10. * published by the Free Software Foundation version 2.
  11. *
  12. * This program is distributed "as is" WITHOUT ANY WARRANTY of any
  13. * kind, whether express or implied; without even the implied warranty
  14. * of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  15. * GNU General Public License for more details.
  16. */
  17. #ifndef __LINUX_MFD_TPS65217_H
  18. #define __LINUX_MFD_TPS65217_H
  19. #include <linux/i2c.h>
  20. #include <linux/regulator/driver.h>
  21. #include <linux/regulator/machine.h>
  22. /* TPS chip id list */
  23. #define TPS65217 0xF0
  24. /* I2C ID for TPS65217 part */
  25. #define TPS65217_I2C_ID 0x24
  26. /* All register addresses */
  27. #define TPS65217_REG_CHIPID 0X00
  28. #define TPS65217_REG_PPATH 0X01
  29. #define TPS65217_REG_INT 0X02
  30. #define TPS65217_REG_CHGCONFIG0 0X03
  31. #define TPS65217_REG_CHGCONFIG1 0X04
  32. #define TPS65217_REG_CHGCONFIG2 0X05
  33. #define TPS65217_REG_CHGCONFIG3 0X06
  34. #define TPS65217_REG_WLEDCTRL1 0X07
  35. #define TPS65217_REG_WLEDCTRL2 0X08
  36. #define TPS65217_REG_MUXCTRL 0X09
  37. #define TPS65217_REG_STATUS 0X0A
  38. #define TPS65217_REG_PASSWORD 0X0B
  39. #define TPS65217_REG_PGOOD 0X0C
  40. #define TPS65217_REG_DEFPG 0X0D
  41. #define TPS65217_REG_DEFDCDC1 0X0E
  42. #define TPS65217_REG_DEFDCDC2 0X0F
  43. #define TPS65217_REG_DEFDCDC3 0X10
  44. #define TPS65217_REG_DEFSLEW 0X11
  45. #define TPS65217_REG_DEFLDO1 0X12
  46. #define TPS65217_REG_DEFLDO2 0X13
  47. #define TPS65217_REG_DEFLS1 0X14
  48. #define TPS65217_REG_DEFLS2 0X15
  49. #define TPS65217_REG_ENABLE 0X16
  50. #define TPS65217_REG_DEFUVLO 0X18
  51. #define TPS65217_REG_SEQ1 0X19
  52. #define TPS65217_REG_SEQ2 0X1A
  53. #define TPS65217_REG_SEQ3 0X1B
  54. #define TPS65217_REG_SEQ4 0X1C
  55. #define TPS65217_REG_SEQ5 0X1D
  56. #define TPS65217_REG_SEQ6 0X1E
  57. #define TPS65217_REG_MAX TPS65217_REG_SEQ6
  58. /* Register field definitions */
  59. #define TPS65217_CHIPID_CHIP_MASK 0xF0
  60. #define TPS65217_CHIPID_REV_MASK 0x0F
  61. #define TPS65217_PPATH_ACSINK_ENABLE BIT(7)
  62. #define TPS65217_PPATH_USBSINK_ENABLE BIT(6)
  63. #define TPS65217_PPATH_AC_PW_ENABLE BIT(5)
  64. #define TPS65217_PPATH_USB_PW_ENABLE BIT(4)
  65. #define TPS65217_PPATH_AC_CURRENT_MASK 0x0C
  66. #define TPS65217_PPATH_USB_CURRENT_MASK 0x03
  67. #define TPS65217_INT_PBM BIT(6)
  68. #define TPS65217_INT_ACM BIT(5)
  69. #define TPS65217_INT_USBM BIT(4)
  70. #define TPS65217_INT_PBI BIT(2)
  71. #define TPS65217_INT_ACI BIT(1)
  72. #define TPS65217_INT_USBI BIT(0)
  73. #define TPS65217_INT_SHIFT 4
  74. #define TPS65217_INT_MASK (TPS65217_INT_PBM | TPS65217_INT_ACM | \
  75. TPS65217_INT_USBM)
  76. #define TPS65217_CHGCONFIG0_TREG BIT(7)
  77. #define TPS65217_CHGCONFIG0_DPPM BIT(6)
  78. #define TPS65217_CHGCONFIG0_TSUSP BIT(5)
  79. #define TPS65217_CHGCONFIG0_TERMI BIT(4)
  80. #define TPS65217_CHGCONFIG0_ACTIVE BIT(3)
  81. #define TPS65217_CHGCONFIG0_CHGTOUT BIT(2)
  82. #define TPS65217_CHGCONFIG0_PCHGTOUT BIT(1)
  83. #define TPS65217_CHGCONFIG0_BATTEMP BIT(0)
  84. #define TPS65217_CHGCONFIG1_TMR_MASK 0xC0
  85. #define TPS65217_CHGCONFIG1_TMR_ENABLE BIT(5)
  86. #define TPS65217_CHGCONFIG1_NTC_TYPE BIT(4)
  87. #define TPS65217_CHGCONFIG1_RESET BIT(3)
  88. #define TPS65217_CHGCONFIG1_TERM BIT(2)
  89. #define TPS65217_CHGCONFIG1_SUSP BIT(1)
  90. #define TPS65217_CHGCONFIG1_CHG_EN BIT(0)
  91. #define TPS65217_CHGCONFIG2_DYNTMR BIT(7)
  92. #define TPS65217_CHGCONFIG2_VPREGHG BIT(6)
  93. #define TPS65217_CHGCONFIG2_VOREG_MASK 0x30
  94. #define TPS65217_CHGCONFIG3_ICHRG_MASK 0xC0
  95. #define TPS65217_CHGCONFIG3_DPPMTH_MASK 0x30
  96. #define TPS65217_CHGCONFIG2_PCHRGT BIT(3)
  97. #define TPS65217_CHGCONFIG2_TERMIF 0x06
  98. #define TPS65217_CHGCONFIG2_TRANGE BIT(0)
  99. #define TPS65217_WLEDCTRL1_ISINK_ENABLE BIT(3)
  100. #define TPS65217_WLEDCTRL1_ISEL BIT(2)
  101. #define TPS65217_WLEDCTRL1_FDIM_MASK 0x03
  102. #define TPS65217_WLEDCTRL2_DUTY_MASK 0x7F
  103. #define TPS65217_MUXCTRL_MUX_MASK 0x07
  104. #define TPS65217_STATUS_OFF BIT(7)
  105. #define TPS65217_STATUS_ACPWR BIT(3)
  106. #define TPS65217_STATUS_USBPWR BIT(2)
  107. #define TPS65217_STATUS_PB BIT(0)
  108. #define TPS65217_PASSWORD_REGS_UNLOCK 0x7D
  109. #define TPS65217_PGOOD_LDO3_PG BIT(6)
  110. #define TPS65217_PGOOD_LDO4_PG BIT(5)
  111. #define TPS65217_PGOOD_DC1_PG BIT(4)
  112. #define TPS65217_PGOOD_DC2_PG BIT(3)
  113. #define TPS65217_PGOOD_DC3_PG BIT(2)
  114. #define TPS65217_PGOOD_LDO1_PG BIT(1)
  115. #define TPS65217_PGOOD_LDO2_PG BIT(0)
  116. #define TPS65217_DEFPG_LDO1PGM BIT(3)
  117. #define TPS65217_DEFPG_LDO2PGM BIT(2)
  118. #define TPS65217_DEFPG_PGDLY_MASK 0x03
  119. #define TPS65217_DEFDCDCX_XADJX BIT(7)
  120. #define TPS65217_DEFDCDCX_DCDC_MASK 0x3F
  121. #define TPS65217_DEFSLEW_GO BIT(7)
  122. #define TPS65217_DEFSLEW_GODSBL BIT(6)
  123. #define TPS65217_DEFSLEW_PFM_EN1 BIT(5)
  124. #define TPS65217_DEFSLEW_PFM_EN2 BIT(4)
  125. #define TPS65217_DEFSLEW_PFM_EN3 BIT(3)
  126. #define TPS65217_DEFSLEW_SLEW_MASK 0x07
  127. #define TPS65217_DEFLDO1_LDO1_MASK 0x0F
  128. #define TPS65217_DEFLDO2_TRACK BIT(6)
  129. #define TPS65217_DEFLDO2_LDO2_MASK 0x3F
  130. #define TPS65217_DEFLDO3_LDO3_EN BIT(5)
  131. #define TPS65217_DEFLDO3_LDO3_MASK 0x1F
  132. #define TPS65217_DEFLDO4_LDO4_EN BIT(5)
  133. #define TPS65217_DEFLDO4_LDO4_MASK 0x1F
  134. #define TPS65217_ENABLE_LS1_EN BIT(6)
  135. #define TPS65217_ENABLE_LS2_EN BIT(5)
  136. #define TPS65217_ENABLE_DC1_EN BIT(4)
  137. #define TPS65217_ENABLE_DC2_EN BIT(3)
  138. #define TPS65217_ENABLE_DC3_EN BIT(2)
  139. #define TPS65217_ENABLE_LDO1_EN BIT(1)
  140. #define TPS65217_ENABLE_LDO2_EN BIT(0)
  141. #define TPS65217_DEFUVLO_UVLOHYS BIT(2)
  142. #define TPS65217_DEFUVLO_UVLO_MASK 0x03
  143. #define TPS65217_SEQ1_DC1_SEQ_MASK 0xF0
  144. #define TPS65217_SEQ1_DC2_SEQ_MASK 0x0F
  145. #define TPS65217_SEQ2_DC3_SEQ_MASK 0xF0
  146. #define TPS65217_SEQ2_LDO1_SEQ_MASK 0x0F
  147. #define TPS65217_SEQ3_LDO2_SEQ_MASK 0xF0
  148. #define TPS65217_SEQ3_LDO3_SEQ_MASK 0x0F
  149. #define TPS65217_SEQ4_LDO4_SEQ_MASK 0xF0
  150. #define TPS65217_SEQ5_DLY1_MASK 0xC0
  151. #define TPS65217_SEQ5_DLY2_MASK 0x30
  152. #define TPS65217_SEQ5_DLY3_MASK 0x0C
  153. #define TPS65217_SEQ5_DLY4_MASK 0x03
  154. #define TPS65217_SEQ6_DLY5_MASK 0xC0
  155. #define TPS65217_SEQ6_DLY6_MASK 0x30
  156. #define TPS65217_SEQ6_SEQUP BIT(2)
  157. #define TPS65217_SEQ6_SEQDWN BIT(1)
  158. #define TPS65217_SEQ6_INSTDWN BIT(0)
  159. #define TPS65217_MAX_REGISTER 0x1E
  160. #define TPS65217_PROTECT_NONE 0
  161. #define TPS65217_PROTECT_L1 1
  162. #define TPS65217_PROTECT_L2 2
  163. enum tps65217_regulator_id {
  164. /* DCDC's */
  165. TPS65217_DCDC_1,
  166. TPS65217_DCDC_2,
  167. TPS65217_DCDC_3,
  168. /* LDOs */
  169. TPS65217_LDO_1,
  170. TPS65217_LDO_2,
  171. TPS65217_LDO_3,
  172. TPS65217_LDO_4,
  173. };
  174. #define TPS65217_MAX_REG_ID TPS65217_LDO_4
  175. /* Number of step-down converters available */
  176. #define TPS65217_NUM_DCDC 3
  177. /* Number of LDO voltage regulators available */
  178. #define TPS65217_NUM_LDO 4
  179. /* Number of total regulators available */
  180. #define TPS65217_NUM_REGULATOR (TPS65217_NUM_DCDC + TPS65217_NUM_LDO)
  181. enum tps65217_bl_isel {
  182. TPS65217_BL_ISET1 = 1,
  183. TPS65217_BL_ISET2,
  184. };
  185. enum tps65217_bl_fdim {
  186. TPS65217_BL_FDIM_100HZ,
  187. TPS65217_BL_FDIM_200HZ,
  188. TPS65217_BL_FDIM_500HZ,
  189. TPS65217_BL_FDIM_1000HZ,
  190. };
  191. struct tps65217_bl_pdata {
  192. enum tps65217_bl_isel isel;
  193. enum tps65217_bl_fdim fdim;
  194. int dft_brightness;
  195. };
  196. /* Interrupt numbers */
  197. #define TPS65217_IRQ_USB 0
  198. #define TPS65217_IRQ_AC 1
  199. #define TPS65217_IRQ_PB 2
  200. #define TPS65217_NUM_IRQ 3
  201. /**
  202. * struct tps65217_board - packages regulator init data
  203. * @tps65217_regulator_data: regulator initialization values
  204. *
  205. * Board data may be used to initialize regulator.
  206. */
  207. struct tps65217_board {
  208. struct regulator_init_data *tps65217_init_data[TPS65217_NUM_REGULATOR];
  209. struct device_node *of_node[TPS65217_NUM_REGULATOR];
  210. struct tps65217_bl_pdata *bl_pdata;
  211. };
  212. /**
  213. * struct tps65217 - tps65217 sub-driver chip access routines
  214. *
  215. * Device data may be used to access the TPS65217 chip
  216. */
  217. struct tps65217 {
  218. struct device *dev;
  219. struct tps65217_board *pdata;
  220. struct regulator_desc desc[TPS65217_NUM_REGULATOR];
  221. struct regmap *regmap;
  222. u8 *strobes;
  223. struct irq_domain *irq_domain;
  224. struct mutex irq_lock;
  225. u8 irq_mask;
  226. int irq;
  227. };
  228. static inline struct tps65217 *dev_to_tps65217(struct device *dev)
  229. {
  230. return dev_get_drvdata(dev);
  231. }
  232. int tps65217_reg_read(struct tps65217 *tps, unsigned int reg,
  233. unsigned int *val);
  234. int tps65217_reg_write(struct tps65217 *tps, unsigned int reg,
  235. unsigned int val, unsigned int level);
  236. int tps65217_set_bits(struct tps65217 *tps, unsigned int reg,
  237. unsigned int mask, unsigned int val, unsigned int level);
  238. int tps65217_clear_bits(struct tps65217 *tps, unsigned int reg,
  239. unsigned int mask, unsigned int level);
  240. #endif /* __LINUX_MFD_TPS65217_H */