sun4i-ss.h 6.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218
  1. /* SPDX-License-Identifier: GPL-2.0-only */
  2. /*
  3. * sun4i-ss.h - hardware cryptographic accelerator for Allwinner A20 SoC
  4. *
  5. * Copyright (C) 2013-2015 Corentin LABBE <clabbe.montjoie@gmail.com>
  6. *
  7. * Support AES cipher with 128,192,256 bits keysize.
  8. * Support MD5 and SHA1 hash algorithms.
  9. * Support DES and 3DES
  10. *
  11. * You could find the datasheet in Documentation/arm/sunxi.rst
  12. */
  13. #include <linux/clk.h>
  14. #include <linux/crypto.h>
  15. #include <linux/io.h>
  16. #include <linux/module.h>
  17. #include <linux/of.h>
  18. #include <linux/platform_device.h>
  19. #include <linux/reset.h>
  20. #include <crypto/scatterwalk.h>
  21. #include <linux/scatterlist.h>
  22. #include <linux/interrupt.h>
  23. #include <linux/delay.h>
  24. #include <crypto/md5.h>
  25. #include <crypto/skcipher.h>
  26. #include <crypto/sha.h>
  27. #include <crypto/hash.h>
  28. #include <crypto/internal/hash.h>
  29. #include <crypto/internal/skcipher.h>
  30. #include <crypto/aes.h>
  31. #include <crypto/internal/des.h>
  32. #include <crypto/internal/rng.h>
  33. #include <crypto/rng.h>
  34. #define SS_CTL 0x00
  35. #define SS_KEY0 0x04
  36. #define SS_KEY1 0x08
  37. #define SS_KEY2 0x0C
  38. #define SS_KEY3 0x10
  39. #define SS_KEY4 0x14
  40. #define SS_KEY5 0x18
  41. #define SS_KEY6 0x1C
  42. #define SS_KEY7 0x20
  43. #define SS_IV0 0x24
  44. #define SS_IV1 0x28
  45. #define SS_IV2 0x2C
  46. #define SS_IV3 0x30
  47. #define SS_FCSR 0x44
  48. #define SS_MD0 0x4C
  49. #define SS_MD1 0x50
  50. #define SS_MD2 0x54
  51. #define SS_MD3 0x58
  52. #define SS_MD4 0x5C
  53. #define SS_RXFIFO 0x200
  54. #define SS_TXFIFO 0x204
  55. /* SS_CTL configuration values */
  56. /* PRNG generator mode - bit 15 */
  57. #define SS_PRNG_ONESHOT (0 << 15)
  58. #define SS_PRNG_CONTINUE (1 << 15)
  59. /* IV mode for hash */
  60. #define SS_IV_ARBITRARY (1 << 14)
  61. /* SS operation mode - bits 12-13 */
  62. #define SS_ECB (0 << 12)
  63. #define SS_CBC (1 << 12)
  64. #define SS_CTS (3 << 12)
  65. /* Counter width for CNT mode - bits 10-11 */
  66. #define SS_CNT_16BITS (0 << 10)
  67. #define SS_CNT_32BITS (1 << 10)
  68. #define SS_CNT_64BITS (2 << 10)
  69. /* Key size for AES - bits 8-9 */
  70. #define SS_AES_128BITS (0 << 8)
  71. #define SS_AES_192BITS (1 << 8)
  72. #define SS_AES_256BITS (2 << 8)
  73. /* Operation direction - bit 7 */
  74. #define SS_ENCRYPTION (0 << 7)
  75. #define SS_DECRYPTION (1 << 7)
  76. /* SS Method - bits 4-6 */
  77. #define SS_OP_AES (0 << 4)
  78. #define SS_OP_DES (1 << 4)
  79. #define SS_OP_3DES (2 << 4)
  80. #define SS_OP_SHA1 (3 << 4)
  81. #define SS_OP_MD5 (4 << 4)
  82. #define SS_OP_PRNG (5 << 4)
  83. /* Data end bit - bit 2 */
  84. #define SS_DATA_END (1 << 2)
  85. /* PRNG start bit - bit 1 */
  86. #define SS_PRNG_START (1 << 1)
  87. /* SS Enable bit - bit 0 */
  88. #define SS_DISABLED (0 << 0)
  89. #define SS_ENABLED (1 << 0)
  90. /* SS_FCSR configuration values */
  91. /* RX FIFO status - bit 30 */
  92. #define SS_RXFIFO_FREE (1 << 30)
  93. /* RX FIFO empty spaces - bits 24-29 */
  94. #define SS_RXFIFO_SPACES(val) (((val) >> 24) & 0x3f)
  95. /* TX FIFO status - bit 22 */
  96. #define SS_TXFIFO_AVAILABLE (1 << 22)
  97. /* TX FIFO available spaces - bits 16-21 */
  98. #define SS_TXFIFO_SPACES(val) (((val) >> 16) & 0x3f)
  99. #define SS_RX_MAX 32
  100. #define SS_RX_DEFAULT SS_RX_MAX
  101. #define SS_TX_MAX 33
  102. #define SS_RXFIFO_EMP_INT_PENDING (1 << 10)
  103. #define SS_TXFIFO_AVA_INT_PENDING (1 << 8)
  104. #define SS_RXFIFO_EMP_INT_ENABLE (1 << 2)
  105. #define SS_TXFIFO_AVA_INT_ENABLE (1 << 0)
  106. #define SS_SEED_LEN 192
  107. #define SS_DATA_LEN 160
  108. struct sun4i_ss_ctx {
  109. void __iomem *base;
  110. int irq;
  111. struct clk *busclk;
  112. struct clk *ssclk;
  113. struct reset_control *reset;
  114. struct device *dev;
  115. struct resource *res;
  116. char buf[4 * SS_RX_MAX];/* buffer for linearize SG src */
  117. char bufo[4 * SS_TX_MAX]; /* buffer for linearize SG dst */
  118. spinlock_t slock; /* control the use of the device */
  119. #ifdef CONFIG_CRYPTO_DEV_SUN4I_SS_PRNG
  120. u32 seed[SS_SEED_LEN / BITS_PER_LONG];
  121. #endif
  122. };
  123. struct sun4i_ss_alg_template {
  124. u32 type;
  125. u32 mode;
  126. union {
  127. struct skcipher_alg crypto;
  128. struct ahash_alg hash;
  129. struct rng_alg rng;
  130. } alg;
  131. struct sun4i_ss_ctx *ss;
  132. };
  133. struct sun4i_tfm_ctx {
  134. u32 key[AES_MAX_KEY_SIZE / 4];/* divided by sizeof(u32) */
  135. u32 keylen;
  136. u32 keymode;
  137. struct sun4i_ss_ctx *ss;
  138. struct crypto_sync_skcipher *fallback_tfm;
  139. };
  140. struct sun4i_cipher_req_ctx {
  141. u32 mode;
  142. };
  143. struct sun4i_req_ctx {
  144. u32 mode;
  145. u64 byte_count; /* number of bytes "uploaded" to the device */
  146. u32 hash[5]; /* for storing SS_IVx register */
  147. char buf[64];
  148. unsigned int len;
  149. int flags;
  150. };
  151. int sun4i_hash_crainit(struct crypto_tfm *tfm);
  152. int sun4i_hash_init(struct ahash_request *areq);
  153. int sun4i_hash_update(struct ahash_request *areq);
  154. int sun4i_hash_final(struct ahash_request *areq);
  155. int sun4i_hash_finup(struct ahash_request *areq);
  156. int sun4i_hash_digest(struct ahash_request *areq);
  157. int sun4i_hash_export_md5(struct ahash_request *areq, void *out);
  158. int sun4i_hash_import_md5(struct ahash_request *areq, const void *in);
  159. int sun4i_hash_export_sha1(struct ahash_request *areq, void *out);
  160. int sun4i_hash_import_sha1(struct ahash_request *areq, const void *in);
  161. int sun4i_ss_cbc_aes_encrypt(struct skcipher_request *areq);
  162. int sun4i_ss_cbc_aes_decrypt(struct skcipher_request *areq);
  163. int sun4i_ss_ecb_aes_encrypt(struct skcipher_request *areq);
  164. int sun4i_ss_ecb_aes_decrypt(struct skcipher_request *areq);
  165. int sun4i_ss_cbc_des_encrypt(struct skcipher_request *areq);
  166. int sun4i_ss_cbc_des_decrypt(struct skcipher_request *areq);
  167. int sun4i_ss_ecb_des_encrypt(struct skcipher_request *areq);
  168. int sun4i_ss_ecb_des_decrypt(struct skcipher_request *areq);
  169. int sun4i_ss_cbc_des3_encrypt(struct skcipher_request *areq);
  170. int sun4i_ss_cbc_des3_decrypt(struct skcipher_request *areq);
  171. int sun4i_ss_ecb_des3_encrypt(struct skcipher_request *areq);
  172. int sun4i_ss_ecb_des3_decrypt(struct skcipher_request *areq);
  173. int sun4i_ss_cipher_init(struct crypto_tfm *tfm);
  174. void sun4i_ss_cipher_exit(struct crypto_tfm *tfm);
  175. int sun4i_ss_aes_setkey(struct crypto_skcipher *tfm, const u8 *key,
  176. unsigned int keylen);
  177. int sun4i_ss_des_setkey(struct crypto_skcipher *tfm, const u8 *key,
  178. unsigned int keylen);
  179. int sun4i_ss_des3_setkey(struct crypto_skcipher *tfm, const u8 *key,
  180. unsigned int keylen);
  181. int sun4i_ss_prng_generate(struct crypto_rng *tfm, const u8 *src,
  182. unsigned int slen, u8 *dst, unsigned int dlen);
  183. int sun4i_ss_prng_seed(struct crypto_rng *tfm, const u8 *seed, unsigned int slen);