brcmstb_gisb.c 11 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454
  1. // SPDX-License-Identifier: GPL-2.0-only
  2. /*
  3. * Copyright (C) 2014-2017 Broadcom
  4. */
  5. #include <linux/init.h>
  6. #include <linux/types.h>
  7. #include <linux/module.h>
  8. #include <linux/platform_device.h>
  9. #include <linux/interrupt.h>
  10. #include <linux/sysfs.h>
  11. #include <linux/io.h>
  12. #include <linux/string.h>
  13. #include <linux/device.h>
  14. #include <linux/list.h>
  15. #include <linux/of.h>
  16. #include <linux/bitops.h>
  17. #include <linux/pm.h>
  18. #include <linux/kernel.h>
  19. #include <linux/kdebug.h>
  20. #include <linux/notifier.h>
  21. #ifdef CONFIG_MIPS
  22. #include <asm/traps.h>
  23. #endif
  24. #define ARB_ERR_CAP_CLEAR (1 << 0)
  25. #define ARB_ERR_CAP_STATUS_TIMEOUT (1 << 12)
  26. #define ARB_ERR_CAP_STATUS_TEA (1 << 11)
  27. #define ARB_ERR_CAP_STATUS_WRITE (1 << 1)
  28. #define ARB_ERR_CAP_STATUS_VALID (1 << 0)
  29. enum {
  30. ARB_TIMER,
  31. ARB_ERR_CAP_CLR,
  32. ARB_ERR_CAP_HI_ADDR,
  33. ARB_ERR_CAP_ADDR,
  34. ARB_ERR_CAP_STATUS,
  35. ARB_ERR_CAP_MASTER,
  36. };
  37. static const int gisb_offsets_bcm7038[] = {
  38. [ARB_TIMER] = 0x00c,
  39. [ARB_ERR_CAP_CLR] = 0x0c4,
  40. [ARB_ERR_CAP_HI_ADDR] = -1,
  41. [ARB_ERR_CAP_ADDR] = 0x0c8,
  42. [ARB_ERR_CAP_STATUS] = 0x0d0,
  43. [ARB_ERR_CAP_MASTER] = -1,
  44. };
  45. static const int gisb_offsets_bcm7278[] = {
  46. [ARB_TIMER] = 0x008,
  47. [ARB_ERR_CAP_CLR] = 0x7f8,
  48. [ARB_ERR_CAP_HI_ADDR] = -1,
  49. [ARB_ERR_CAP_ADDR] = 0x7e0,
  50. [ARB_ERR_CAP_STATUS] = 0x7f0,
  51. [ARB_ERR_CAP_MASTER] = 0x7f4,
  52. };
  53. static const int gisb_offsets_bcm7400[] = {
  54. [ARB_TIMER] = 0x00c,
  55. [ARB_ERR_CAP_CLR] = 0x0c8,
  56. [ARB_ERR_CAP_HI_ADDR] = -1,
  57. [ARB_ERR_CAP_ADDR] = 0x0cc,
  58. [ARB_ERR_CAP_STATUS] = 0x0d4,
  59. [ARB_ERR_CAP_MASTER] = 0x0d8,
  60. };
  61. static const int gisb_offsets_bcm7435[] = {
  62. [ARB_TIMER] = 0x00c,
  63. [ARB_ERR_CAP_CLR] = 0x168,
  64. [ARB_ERR_CAP_HI_ADDR] = -1,
  65. [ARB_ERR_CAP_ADDR] = 0x16c,
  66. [ARB_ERR_CAP_STATUS] = 0x174,
  67. [ARB_ERR_CAP_MASTER] = 0x178,
  68. };
  69. static const int gisb_offsets_bcm7445[] = {
  70. [ARB_TIMER] = 0x008,
  71. [ARB_ERR_CAP_CLR] = 0x7e4,
  72. [ARB_ERR_CAP_HI_ADDR] = 0x7e8,
  73. [ARB_ERR_CAP_ADDR] = 0x7ec,
  74. [ARB_ERR_CAP_STATUS] = 0x7f4,
  75. [ARB_ERR_CAP_MASTER] = 0x7f8,
  76. };
  77. struct brcmstb_gisb_arb_device {
  78. void __iomem *base;
  79. const int *gisb_offsets;
  80. bool big_endian;
  81. struct mutex lock;
  82. struct list_head next;
  83. u32 valid_mask;
  84. const char *master_names[sizeof(u32) * BITS_PER_BYTE];
  85. u32 saved_timeout;
  86. };
  87. static LIST_HEAD(brcmstb_gisb_arb_device_list);
  88. static u32 gisb_read(struct brcmstb_gisb_arb_device *gdev, int reg)
  89. {
  90. int offset = gdev->gisb_offsets[reg];
  91. if (offset < 0) {
  92. /* return 1 if the hardware doesn't have ARB_ERR_CAP_MASTER */
  93. if (reg == ARB_ERR_CAP_MASTER)
  94. return 1;
  95. else
  96. return 0;
  97. }
  98. if (gdev->big_endian)
  99. return ioread32be(gdev->base + offset);
  100. else
  101. return ioread32(gdev->base + offset);
  102. }
  103. static u64 gisb_read_address(struct brcmstb_gisb_arb_device *gdev)
  104. {
  105. u64 value;
  106. value = gisb_read(gdev, ARB_ERR_CAP_ADDR);
  107. value |= (u64)gisb_read(gdev, ARB_ERR_CAP_HI_ADDR) << 32;
  108. return value;
  109. }
  110. static void gisb_write(struct brcmstb_gisb_arb_device *gdev, u32 val, int reg)
  111. {
  112. int offset = gdev->gisb_offsets[reg];
  113. if (offset == -1)
  114. return;
  115. if (gdev->big_endian)
  116. iowrite32be(val, gdev->base + offset);
  117. else
  118. iowrite32(val, gdev->base + offset);
  119. }
  120. static ssize_t gisb_arb_get_timeout(struct device *dev,
  121. struct device_attribute *attr,
  122. char *buf)
  123. {
  124. struct brcmstb_gisb_arb_device *gdev = dev_get_drvdata(dev);
  125. u32 timeout;
  126. mutex_lock(&gdev->lock);
  127. timeout = gisb_read(gdev, ARB_TIMER);
  128. mutex_unlock(&gdev->lock);
  129. return sprintf(buf, "%d", timeout);
  130. }
  131. static ssize_t gisb_arb_set_timeout(struct device *dev,
  132. struct device_attribute *attr,
  133. const char *buf, size_t count)
  134. {
  135. struct brcmstb_gisb_arb_device *gdev = dev_get_drvdata(dev);
  136. int val, ret;
  137. ret = kstrtoint(buf, 10, &val);
  138. if (ret < 0)
  139. return ret;
  140. if (val == 0 || val >= 0xffffffff)
  141. return -EINVAL;
  142. mutex_lock(&gdev->lock);
  143. gisb_write(gdev, val, ARB_TIMER);
  144. mutex_unlock(&gdev->lock);
  145. return count;
  146. }
  147. static const char *
  148. brcmstb_gisb_master_to_str(struct brcmstb_gisb_arb_device *gdev,
  149. u32 masters)
  150. {
  151. u32 mask = gdev->valid_mask & masters;
  152. if (hweight_long(mask) != 1)
  153. return NULL;
  154. return gdev->master_names[ffs(mask) - 1];
  155. }
  156. static int brcmstb_gisb_arb_decode_addr(struct brcmstb_gisb_arb_device *gdev,
  157. const char *reason)
  158. {
  159. u32 cap_status;
  160. u64 arb_addr;
  161. u32 master;
  162. const char *m_name;
  163. char m_fmt[11];
  164. cap_status = gisb_read(gdev, ARB_ERR_CAP_STATUS);
  165. /* Invalid captured address, bail out */
  166. if (!(cap_status & ARB_ERR_CAP_STATUS_VALID))
  167. return 1;
  168. /* Read the address and master */
  169. arb_addr = gisb_read_address(gdev);
  170. master = gisb_read(gdev, ARB_ERR_CAP_MASTER);
  171. m_name = brcmstb_gisb_master_to_str(gdev, master);
  172. if (!m_name) {
  173. snprintf(m_fmt, sizeof(m_fmt), "0x%08x", master);
  174. m_name = m_fmt;
  175. }
  176. pr_crit("%s: %s at 0x%llx [%c %s], core: %s\n",
  177. __func__, reason, arb_addr,
  178. cap_status & ARB_ERR_CAP_STATUS_WRITE ? 'W' : 'R',
  179. cap_status & ARB_ERR_CAP_STATUS_TIMEOUT ? "timeout" : "",
  180. m_name);
  181. /* clear the GISB error */
  182. gisb_write(gdev, ARB_ERR_CAP_CLEAR, ARB_ERR_CAP_CLR);
  183. return 0;
  184. }
  185. #ifdef CONFIG_MIPS
  186. static int brcmstb_bus_error_handler(struct pt_regs *regs, int is_fixup)
  187. {
  188. int ret = 0;
  189. struct brcmstb_gisb_arb_device *gdev;
  190. u32 cap_status;
  191. list_for_each_entry(gdev, &brcmstb_gisb_arb_device_list, next) {
  192. cap_status = gisb_read(gdev, ARB_ERR_CAP_STATUS);
  193. /* Invalid captured address, bail out */
  194. if (!(cap_status & ARB_ERR_CAP_STATUS_VALID)) {
  195. is_fixup = 1;
  196. goto out;
  197. }
  198. ret |= brcmstb_gisb_arb_decode_addr(gdev, "bus error");
  199. }
  200. out:
  201. return is_fixup ? MIPS_BE_FIXUP : MIPS_BE_FATAL;
  202. }
  203. #endif
  204. static irqreturn_t brcmstb_gisb_timeout_handler(int irq, void *dev_id)
  205. {
  206. brcmstb_gisb_arb_decode_addr(dev_id, "timeout");
  207. return IRQ_HANDLED;
  208. }
  209. static irqreturn_t brcmstb_gisb_tea_handler(int irq, void *dev_id)
  210. {
  211. brcmstb_gisb_arb_decode_addr(dev_id, "target abort");
  212. return IRQ_HANDLED;
  213. }
  214. /*
  215. * Dump out gisb errors on die or panic.
  216. */
  217. static int dump_gisb_error(struct notifier_block *self, unsigned long v,
  218. void *p);
  219. static struct notifier_block gisb_die_notifier = {
  220. .notifier_call = dump_gisb_error,
  221. };
  222. static struct notifier_block gisb_panic_notifier = {
  223. .notifier_call = dump_gisb_error,
  224. };
  225. static int dump_gisb_error(struct notifier_block *self, unsigned long v,
  226. void *p)
  227. {
  228. struct brcmstb_gisb_arb_device *gdev;
  229. const char *reason = "panic";
  230. if (self == &gisb_die_notifier)
  231. reason = "die";
  232. /* iterate over each GISB arb registered handlers */
  233. list_for_each_entry(gdev, &brcmstb_gisb_arb_device_list, next)
  234. brcmstb_gisb_arb_decode_addr(gdev, reason);
  235. return NOTIFY_DONE;
  236. }
  237. static DEVICE_ATTR(gisb_arb_timeout, S_IWUSR | S_IRUGO,
  238. gisb_arb_get_timeout, gisb_arb_set_timeout);
  239. static struct attribute *gisb_arb_sysfs_attrs[] = {
  240. &dev_attr_gisb_arb_timeout.attr,
  241. NULL,
  242. };
  243. static struct attribute_group gisb_arb_sysfs_attr_group = {
  244. .attrs = gisb_arb_sysfs_attrs,
  245. };
  246. static const struct of_device_id brcmstb_gisb_arb_of_match[] = {
  247. { .compatible = "brcm,gisb-arb", .data = gisb_offsets_bcm7445 },
  248. { .compatible = "brcm,bcm7445-gisb-arb", .data = gisb_offsets_bcm7445 },
  249. { .compatible = "brcm,bcm7435-gisb-arb", .data = gisb_offsets_bcm7435 },
  250. { .compatible = "brcm,bcm7400-gisb-arb", .data = gisb_offsets_bcm7400 },
  251. { .compatible = "brcm,bcm7278-gisb-arb", .data = gisb_offsets_bcm7278 },
  252. { .compatible = "brcm,bcm7038-gisb-arb", .data = gisb_offsets_bcm7038 },
  253. { },
  254. };
  255. static int __init brcmstb_gisb_arb_probe(struct platform_device *pdev)
  256. {
  257. struct device_node *dn = pdev->dev.of_node;
  258. struct brcmstb_gisb_arb_device *gdev;
  259. const struct of_device_id *of_id;
  260. struct resource *r;
  261. int err, timeout_irq, tea_irq;
  262. unsigned int num_masters, j = 0;
  263. int i, first, last;
  264. r = platform_get_resource(pdev, IORESOURCE_MEM, 0);
  265. timeout_irq = platform_get_irq(pdev, 0);
  266. tea_irq = platform_get_irq(pdev, 1);
  267. gdev = devm_kzalloc(&pdev->dev, sizeof(*gdev), GFP_KERNEL);
  268. if (!gdev)
  269. return -ENOMEM;
  270. mutex_init(&gdev->lock);
  271. INIT_LIST_HEAD(&gdev->next);
  272. gdev->base = devm_ioremap_resource(&pdev->dev, r);
  273. if (IS_ERR(gdev->base))
  274. return PTR_ERR(gdev->base);
  275. of_id = of_match_node(brcmstb_gisb_arb_of_match, dn);
  276. if (!of_id) {
  277. pr_err("failed to look up compatible string\n");
  278. return -EINVAL;
  279. }
  280. gdev->gisb_offsets = of_id->data;
  281. gdev->big_endian = of_device_is_big_endian(dn);
  282. err = devm_request_irq(&pdev->dev, timeout_irq,
  283. brcmstb_gisb_timeout_handler, 0, pdev->name,
  284. gdev);
  285. if (err < 0)
  286. return err;
  287. err = devm_request_irq(&pdev->dev, tea_irq,
  288. brcmstb_gisb_tea_handler, 0, pdev->name,
  289. gdev);
  290. if (err < 0)
  291. return err;
  292. /* If we do not have a valid mask, assume all masters are enabled */
  293. if (of_property_read_u32(dn, "brcm,gisb-arb-master-mask",
  294. &gdev->valid_mask))
  295. gdev->valid_mask = 0xffffffff;
  296. /* Proceed with reading the litteral names if we agree on the
  297. * number of masters
  298. */
  299. num_masters = of_property_count_strings(dn,
  300. "brcm,gisb-arb-master-names");
  301. if (hweight_long(gdev->valid_mask) == num_masters) {
  302. first = ffs(gdev->valid_mask) - 1;
  303. last = fls(gdev->valid_mask) - 1;
  304. for (i = first; i < last; i++) {
  305. if (!(gdev->valid_mask & BIT(i)))
  306. continue;
  307. of_property_read_string_index(dn,
  308. "brcm,gisb-arb-master-names", j,
  309. &gdev->master_names[i]);
  310. j++;
  311. }
  312. }
  313. err = sysfs_create_group(&pdev->dev.kobj, &gisb_arb_sysfs_attr_group);
  314. if (err)
  315. return err;
  316. platform_set_drvdata(pdev, gdev);
  317. list_add_tail(&gdev->next, &brcmstb_gisb_arb_device_list);
  318. #ifdef CONFIG_MIPS
  319. board_be_handler = brcmstb_bus_error_handler;
  320. #endif
  321. if (list_is_singular(&brcmstb_gisb_arb_device_list)) {
  322. register_die_notifier(&gisb_die_notifier);
  323. atomic_notifier_chain_register(&panic_notifier_list,
  324. &gisb_panic_notifier);
  325. }
  326. dev_info(&pdev->dev, "registered irqs: %d, %d\n",
  327. timeout_irq, tea_irq);
  328. return 0;
  329. }
  330. #ifdef CONFIG_PM_SLEEP
  331. static int brcmstb_gisb_arb_suspend(struct device *dev)
  332. {
  333. struct brcmstb_gisb_arb_device *gdev = dev_get_drvdata(dev);
  334. gdev->saved_timeout = gisb_read(gdev, ARB_TIMER);
  335. return 0;
  336. }
  337. /* Make sure we provide the same timeout value that was configured before, and
  338. * do this before the GISB timeout interrupt handler has any chance to run.
  339. */
  340. static int brcmstb_gisb_arb_resume_noirq(struct device *dev)
  341. {
  342. struct brcmstb_gisb_arb_device *gdev = dev_get_drvdata(dev);
  343. gisb_write(gdev, gdev->saved_timeout, ARB_TIMER);
  344. return 0;
  345. }
  346. #else
  347. #define brcmstb_gisb_arb_suspend NULL
  348. #define brcmstb_gisb_arb_resume_noirq NULL
  349. #endif
  350. static const struct dev_pm_ops brcmstb_gisb_arb_pm_ops = {
  351. .suspend = brcmstb_gisb_arb_suspend,
  352. .resume_noirq = brcmstb_gisb_arb_resume_noirq,
  353. };
  354. static struct platform_driver brcmstb_gisb_arb_driver = {
  355. .driver = {
  356. .name = "brcm-gisb-arb",
  357. .of_match_table = brcmstb_gisb_arb_of_match,
  358. .pm = &brcmstb_gisb_arb_pm_ops,
  359. },
  360. };
  361. static int __init brcm_gisb_driver_init(void)
  362. {
  363. return platform_driver_probe(&brcmstb_gisb_arb_driver,
  364. brcmstb_gisb_arb_probe);
  365. }
  366. module_init(brcm_gisb_driver_init);