mdio-moxart.c 4.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189
  1. // SPDX-License-Identifier: GPL-2.0
  2. /* MOXA ART Ethernet (RTL8201CP) MDIO interface driver
  3. *
  4. * Copyright (C) 2013 Jonas Jensen <jonas.jensen@gmail.com>
  5. */
  6. #include <linux/delay.h>
  7. #include <linux/kernel.h>
  8. #include <linux/module.h>
  9. #include <linux/mutex.h>
  10. #include <linux/of_address.h>
  11. #include <linux/of_mdio.h>
  12. #include <linux/phy.h>
  13. #include <linux/platform_device.h>
  14. #include <linux/regulator/consumer.h>
  15. #define REG_PHY_CTRL 0
  16. #define REG_PHY_WRITE_DATA 4
  17. /* REG_PHY_CTRL */
  18. #define MIIWR BIT(27) /* init write sequence (auto cleared)*/
  19. #define MIIRD BIT(26)
  20. #define REGAD_MASK 0x3e00000
  21. #define PHYAD_MASK 0x1f0000
  22. #define MIIRDATA_MASK 0xffff
  23. /* REG_PHY_WRITE_DATA */
  24. #define MIIWDATA_MASK 0xffff
  25. struct moxart_mdio_data {
  26. void __iomem *base;
  27. };
  28. static int moxart_mdio_read(struct mii_bus *bus, int mii_id, int regnum)
  29. {
  30. struct moxart_mdio_data *data = bus->priv;
  31. u32 ctrl = 0;
  32. unsigned int count = 5;
  33. dev_dbg(&bus->dev, "%s\n", __func__);
  34. ctrl |= MIIRD | ((mii_id << 16) & PHYAD_MASK) |
  35. ((regnum << 21) & REGAD_MASK);
  36. writel(ctrl, data->base + REG_PHY_CTRL);
  37. do {
  38. ctrl = readl(data->base + REG_PHY_CTRL);
  39. if (!(ctrl & MIIRD))
  40. return ctrl & MIIRDATA_MASK;
  41. mdelay(10);
  42. count--;
  43. } while (count > 0);
  44. dev_dbg(&bus->dev, "%s timed out\n", __func__);
  45. return -ETIMEDOUT;
  46. }
  47. static int moxart_mdio_write(struct mii_bus *bus, int mii_id,
  48. int regnum, u16 value)
  49. {
  50. struct moxart_mdio_data *data = bus->priv;
  51. u32 ctrl = 0;
  52. unsigned int count = 5;
  53. dev_dbg(&bus->dev, "%s\n", __func__);
  54. ctrl |= MIIWR | ((mii_id << 16) & PHYAD_MASK) |
  55. ((regnum << 21) & REGAD_MASK);
  56. value &= MIIWDATA_MASK;
  57. writel(value, data->base + REG_PHY_WRITE_DATA);
  58. writel(ctrl, data->base + REG_PHY_CTRL);
  59. do {
  60. ctrl = readl(data->base + REG_PHY_CTRL);
  61. if (!(ctrl & MIIWR))
  62. return 0;
  63. mdelay(10);
  64. count--;
  65. } while (count > 0);
  66. dev_dbg(&bus->dev, "%s timed out\n", __func__);
  67. return -ETIMEDOUT;
  68. }
  69. static int moxart_mdio_reset(struct mii_bus *bus)
  70. {
  71. int data, i;
  72. for (i = 0; i < PHY_MAX_ADDR; i++) {
  73. data = moxart_mdio_read(bus, i, MII_BMCR);
  74. if (data < 0)
  75. continue;
  76. data |= BMCR_RESET;
  77. if (moxart_mdio_write(bus, i, MII_BMCR, data) < 0)
  78. continue;
  79. }
  80. return 0;
  81. }
  82. static int moxart_mdio_probe(struct platform_device *pdev)
  83. {
  84. struct device_node *np = pdev->dev.of_node;
  85. struct mii_bus *bus;
  86. struct moxart_mdio_data *data;
  87. int ret, i;
  88. bus = mdiobus_alloc_size(sizeof(*data));
  89. if (!bus)
  90. return -ENOMEM;
  91. bus->name = "MOXA ART Ethernet MII";
  92. bus->read = &moxart_mdio_read;
  93. bus->write = &moxart_mdio_write;
  94. bus->reset = &moxart_mdio_reset;
  95. snprintf(bus->id, MII_BUS_ID_SIZE, "%s-%d-mii", pdev->name, pdev->id);
  96. bus->parent = &pdev->dev;
  97. /* Setting PHY_IGNORE_INTERRUPT here even if it has no effect,
  98. * of_mdiobus_register() sets these PHY_POLL.
  99. * Ideally, the interrupt from MAC controller could be used to
  100. * detect link state changes, not polling, i.e. if there was
  101. * a way phy_driver could set PHY_HAS_INTERRUPT but have that
  102. * interrupt handled in ethernet drivercode.
  103. */
  104. for (i = 0; i < PHY_MAX_ADDR; i++)
  105. bus->irq[i] = PHY_IGNORE_INTERRUPT;
  106. data = bus->priv;
  107. data->base = devm_platform_ioremap_resource(pdev, 0);
  108. if (IS_ERR(data->base)) {
  109. ret = PTR_ERR(data->base);
  110. goto err_out_free_mdiobus;
  111. }
  112. ret = of_mdiobus_register(bus, np);
  113. if (ret < 0)
  114. goto err_out_free_mdiobus;
  115. platform_set_drvdata(pdev, bus);
  116. return 0;
  117. err_out_free_mdiobus:
  118. mdiobus_free(bus);
  119. return ret;
  120. }
  121. static int moxart_mdio_remove(struct platform_device *pdev)
  122. {
  123. struct mii_bus *bus = platform_get_drvdata(pdev);
  124. mdiobus_unregister(bus);
  125. mdiobus_free(bus);
  126. return 0;
  127. }
  128. static const struct of_device_id moxart_mdio_dt_ids[] = {
  129. { .compatible = "moxa,moxart-mdio" },
  130. { }
  131. };
  132. MODULE_DEVICE_TABLE(of, moxart_mdio_dt_ids);
  133. static struct platform_driver moxart_mdio_driver = {
  134. .probe = moxart_mdio_probe,
  135. .remove = moxart_mdio_remove,
  136. .driver = {
  137. .name = "moxart-mdio",
  138. .of_match_table = moxart_mdio_dt_ids,
  139. },
  140. };
  141. module_platform_driver(moxart_mdio_driver);
  142. MODULE_DESCRIPTION("MOXA ART MDIO interface driver");
  143. MODULE_AUTHOR("Jonas Jensen <jonas.jensen@gmail.com>");
  144. MODULE_LICENSE("GPL v2");