123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920 |
- // SPDX-License-Identifier: GPL-2.0
- /*
- * cxd2880_tnrdmd_dvbt.c
- * Sony CXD2880 DVB-T2/T tuner + demodulator driver
- * control functions for DVB-T
- *
- * Copyright (C) 2016, 2017, 2018 Sony Semiconductor Solutions Corporation
- */
- #include <media/dvb_frontend.h>
- #include "cxd2880_tnrdmd_dvbt.h"
- #include "cxd2880_tnrdmd_dvbt_mon.h"
- static const struct cxd2880_reg_value tune_dmd_setting_seq1[] = {
- {0x00, 0x00}, {0x31, 0x01},
- };
- static const struct cxd2880_reg_value tune_dmd_setting_seq2[] = {
- {0x00, 0x04}, {0x5c, 0xfb}, {0x00, 0x10}, {0xa4, 0x03},
- {0x00, 0x14}, {0xb0, 0x00}, {0x00, 0x25},
- };
- static const struct cxd2880_reg_value tune_dmd_setting_seq3[] = {
- {0x00, 0x12}, {0x44, 0x00},
- };
- static const struct cxd2880_reg_value tune_dmd_setting_seq4[] = {
- {0x00, 0x11}, {0x87, 0xd2},
- };
- static const struct cxd2880_reg_value tune_dmd_setting_seq5[] = {
- {0x00, 0x00}, {0xfd, 0x01},
- };
- static const struct cxd2880_reg_value sleep_dmd_setting_seq1[] = {
- {0x00, 0x04}, {0x5c, 0xd8}, {0x00, 0x10}, {0xa4, 0x00},
- };
- static const struct cxd2880_reg_value sleep_dmd_setting_seq2[] = {
- {0x00, 0x11}, {0x87, 0x04},
- };
- static int x_tune_dvbt_demod_setting(struct cxd2880_tnrdmd
- *tnr_dmd,
- enum cxd2880_dtv_bandwidth
- bandwidth,
- enum cxd2880_tnrdmd_clockmode
- clk_mode)
- {
- static const u8 clk_mode_ckffrq_a[2] = { 0x52, 0x49 };
- static const u8 clk_mode_ckffrq_b[2] = { 0x5d, 0x55 };
- static const u8 clk_mode_ckffrq_c[2] = { 0x60, 0x00 };
- static const u8 ratectl_margin[2] = { 0x01, 0xf0 };
- static const u8 maxclkcnt_a[3] = { 0x73, 0xca, 0x49 };
- static const u8 maxclkcnt_b[3] = { 0xc8, 0x13, 0xaa };
- static const u8 maxclkcnt_c[3] = { 0xdc, 0x6c, 0x00 };
- static const u8 bw8_nomi_ac[5] = { 0x15, 0x00, 0x00, 0x00, 0x00};
- static const u8 bw8_nomi_b[5] = { 0x14, 0x6a, 0xaa, 0xaa, 0xaa};
- static const u8 bw8_gtdofst_a[2] = { 0x01, 0x28 };
- static const u8 bw8_gtdofst_b[2] = { 0x11, 0x44 };
- static const u8 bw8_gtdofst_c[2] = { 0x15, 0x28 };
- static const u8 bw8_mrc_a[5] = { 0x30, 0x00, 0x00, 0x90, 0x00 };
- static const u8 bw8_mrc_b[5] = { 0x36, 0x71, 0x00, 0xa3, 0x55 };
- static const u8 bw8_mrc_c[5] = { 0x38, 0x00, 0x00, 0xa8, 0x00 };
- static const u8 bw8_notch[4] = { 0xb3, 0x00, 0x01, 0x02 };
- static const u8 bw7_nomi_ac[5] = { 0x18, 0x00, 0x00, 0x00, 0x00};
- static const u8 bw7_nomi_b[5] = { 0x17, 0x55, 0x55, 0x55, 0x55};
- static const u8 bw7_gtdofst_a[2] = { 0x12, 0x4c };
- static const u8 bw7_gtdofst_b[2] = { 0x1f, 0x15 };
- static const u8 bw7_gtdofst_c[2] = { 0x1f, 0xf8 };
- static const u8 bw7_mrc_a[5] = { 0x36, 0xdb, 0x00, 0xa4, 0x92 };
- static const u8 bw7_mrc_b[5] = { 0x3e, 0x38, 0x00, 0xba, 0xaa };
- static const u8 bw7_mrc_c[5] = { 0x40, 0x00, 0x00, 0xc0, 0x00 };
- static const u8 bw7_notch[4] = { 0xb8, 0x00, 0x00, 0x03 };
- static const u8 bw6_nomi_ac[5] = { 0x1c, 0x00, 0x00, 0x00, 0x00};
- static const u8 bw6_nomi_b[5] = { 0x1b, 0x38, 0xe3, 0x8e, 0x38};
- static const u8 bw6_gtdofst_a[2] = { 0x1f, 0xf8 };
- static const u8 bw6_gtdofst_b[2] = { 0x24, 0x43 };
- static const u8 bw6_gtdofst_c[2] = { 0x25, 0x4c };
- static const u8 bw6_mrc_a[5] = { 0x40, 0x00, 0x00, 0xc0, 0x00 };
- static const u8 bw6_mrc_b[5] = { 0x48, 0x97, 0x00, 0xd9, 0xc7 };
- static const u8 bw6_mrc_c[5] = { 0x4a, 0xaa, 0x00, 0xdf, 0xff };
- static const u8 bw6_notch[4] = { 0xbe, 0xab, 0x00, 0x03 };
- static const u8 bw5_nomi_ac[5] = { 0x21, 0x99, 0x99, 0x99, 0x99};
- static const u8 bw5_nomi_b[5] = { 0x20, 0xaa, 0xaa, 0xaa, 0xaa};
- static const u8 bw5_gtdofst_a[2] = { 0x26, 0x5d };
- static const u8 bw5_gtdofst_b[2] = { 0x2b, 0x84 };
- static const u8 bw5_gtdofst_c[2] = { 0x2c, 0xc2 };
- static const u8 bw5_mrc_a[5] = { 0x4c, 0xcc, 0x00, 0xe6, 0x66 };
- static const u8 bw5_mrc_b[5] = { 0x57, 0x1c, 0x01, 0x05, 0x55 };
- static const u8 bw5_mrc_c[5] = { 0x59, 0x99, 0x01, 0x0c, 0xcc };
- static const u8 bw5_notch[4] = { 0xc8, 0x01, 0x00, 0x03 };
- const u8 *data = NULL;
- u8 sst_data;
- int ret;
- if (!tnr_dmd)
- return -EINVAL;
- ret = cxd2880_io_write_multi_regs(tnr_dmd->io,
- CXD2880_IO_TGT_SYS,
- tune_dmd_setting_seq1,
- ARRAY_SIZE(tune_dmd_setting_seq1));
- if (ret)
- return ret;
- ret = tnr_dmd->io->write_reg(tnr_dmd->io,
- CXD2880_IO_TGT_DMD,
- 0x00, 0x04);
- if (ret)
- return ret;
- switch (clk_mode) {
- case CXD2880_TNRDMD_CLOCKMODE_A:
- data = clk_mode_ckffrq_a;
- break;
- case CXD2880_TNRDMD_CLOCKMODE_B:
- data = clk_mode_ckffrq_b;
- break;
- case CXD2880_TNRDMD_CLOCKMODE_C:
- data = clk_mode_ckffrq_c;
- break;
- default:
- return -EINVAL;
- }
- ret = tnr_dmd->io->write_regs(tnr_dmd->io,
- CXD2880_IO_TGT_DMD,
- 0x65, data, 2);
- if (ret)
- return ret;
- ret = tnr_dmd->io->write_reg(tnr_dmd->io,
- CXD2880_IO_TGT_DMD,
- 0x5d, 0x07);
- if (ret)
- return ret;
- if (tnr_dmd->diver_mode != CXD2880_TNRDMD_DIVERMODE_SUB) {
- u8 data[2] = { 0x01, 0x01 };
- ret = tnr_dmd->io->write_reg(tnr_dmd->io,
- CXD2880_IO_TGT_DMD,
- 0x00, 0x00);
- if (ret)
- return ret;
- ret = tnr_dmd->io->write_regs(tnr_dmd->io,
- CXD2880_IO_TGT_DMD,
- 0xce, data, 2);
- if (ret)
- return ret;
- }
- ret = cxd2880_io_write_multi_regs(tnr_dmd->io,
- CXD2880_IO_TGT_DMD,
- tune_dmd_setting_seq2,
- ARRAY_SIZE(tune_dmd_setting_seq2));
- if (ret)
- return ret;
- ret = tnr_dmd->io->write_regs(tnr_dmd->io,
- CXD2880_IO_TGT_DMD,
- 0xf0, ratectl_margin, 2);
- if (ret)
- return ret;
- if (tnr_dmd->diver_mode == CXD2880_TNRDMD_DIVERMODE_MAIN ||
- tnr_dmd->diver_mode == CXD2880_TNRDMD_DIVERMODE_SUB) {
- ret = cxd2880_io_write_multi_regs(tnr_dmd->io,
- CXD2880_IO_TGT_DMD,
- tune_dmd_setting_seq3,
- ARRAY_SIZE(tune_dmd_setting_seq3));
- if (ret)
- return ret;
- }
- if (tnr_dmd->diver_mode == CXD2880_TNRDMD_DIVERMODE_SUB) {
- ret = cxd2880_io_write_multi_regs(tnr_dmd->io,
- CXD2880_IO_TGT_DMD,
- tune_dmd_setting_seq4,
- ARRAY_SIZE(tune_dmd_setting_seq4));
- if (ret)
- return ret;
- }
- if (tnr_dmd->diver_mode != CXD2880_TNRDMD_DIVERMODE_SUB) {
- ret = tnr_dmd->io->write_reg(tnr_dmd->io,
- CXD2880_IO_TGT_DMD,
- 0x00, 0x04);
- if (ret)
- return ret;
- switch (clk_mode) {
- case CXD2880_TNRDMD_CLOCKMODE_A:
- data = maxclkcnt_a;
- break;
- case CXD2880_TNRDMD_CLOCKMODE_B:
- data = maxclkcnt_b;
- break;
- case CXD2880_TNRDMD_CLOCKMODE_C:
- data = maxclkcnt_c;
- break;
- default:
- return -EINVAL;
- }
- ret = tnr_dmd->io->write_regs(tnr_dmd->io,
- CXD2880_IO_TGT_DMD,
- 0x68, data, 3);
- if (ret)
- return ret;
- }
- ret = tnr_dmd->io->write_reg(tnr_dmd->io,
- CXD2880_IO_TGT_DMD,
- 0x00, 0x04);
- if (ret)
- return ret;
- switch (bandwidth) {
- case CXD2880_DTV_BW_8_MHZ:
- switch (clk_mode) {
- case CXD2880_TNRDMD_CLOCKMODE_A:
- case CXD2880_TNRDMD_CLOCKMODE_C:
- data = bw8_nomi_ac;
- break;
- case CXD2880_TNRDMD_CLOCKMODE_B:
- data = bw8_nomi_b;
- break;
- default:
- return -EINVAL;
- }
- ret = tnr_dmd->io->write_regs(tnr_dmd->io,
- CXD2880_IO_TGT_DMD,
- 0x60, data, 5);
- if (ret)
- return ret;
- ret = tnr_dmd->io->write_reg(tnr_dmd->io,
- CXD2880_IO_TGT_DMD,
- 0x4a, 0x00);
- if (ret)
- return ret;
- switch (clk_mode) {
- case CXD2880_TNRDMD_CLOCKMODE_A:
- data = bw8_gtdofst_a;
- break;
- case CXD2880_TNRDMD_CLOCKMODE_B:
- data = bw8_gtdofst_b;
- break;
- case CXD2880_TNRDMD_CLOCKMODE_C:
- data = bw8_gtdofst_c;
- break;
- default:
- return -EINVAL;
- }
- ret = tnr_dmd->io->write_regs(tnr_dmd->io,
- CXD2880_IO_TGT_DMD,
- 0x7d, data, 2);
- if (ret)
- return ret;
- switch (clk_mode) {
- case CXD2880_TNRDMD_CLOCKMODE_A:
- case CXD2880_TNRDMD_CLOCKMODE_B:
- sst_data = 0x35;
- break;
- case CXD2880_TNRDMD_CLOCKMODE_C:
- sst_data = 0x34;
- break;
- default:
- return -EINVAL;
- }
- ret = tnr_dmd->io->write_reg(tnr_dmd->io,
- CXD2880_IO_TGT_DMD,
- 0x71, sst_data);
- if (ret)
- return ret;
- if (tnr_dmd->diver_mode == CXD2880_TNRDMD_DIVERMODE_MAIN) {
- switch (clk_mode) {
- case CXD2880_TNRDMD_CLOCKMODE_A:
- data = bw8_mrc_a;
- break;
- case CXD2880_TNRDMD_CLOCKMODE_B:
- data = bw8_mrc_b;
- break;
- case CXD2880_TNRDMD_CLOCKMODE_C:
- data = bw8_mrc_c;
- break;
- default:
- return -EINVAL;
- }
- ret = tnr_dmd->io->write_regs(tnr_dmd->io,
- CXD2880_IO_TGT_DMD,
- 0x4b, &data[0], 2);
- if (ret)
- return ret;
- ret = tnr_dmd->io->write_regs(tnr_dmd->io,
- CXD2880_IO_TGT_DMD,
- 0x51, &data[2], 3);
- if (ret)
- return ret;
- }
- ret = tnr_dmd->io->write_regs(tnr_dmd->io,
- CXD2880_IO_TGT_DMD,
- 0x72, &bw8_notch[0], 2);
- if (ret)
- return ret;
- ret = tnr_dmd->io->write_regs(tnr_dmd->io,
- CXD2880_IO_TGT_DMD,
- 0x6b, &bw8_notch[2], 2);
- if (ret)
- return ret;
- break;
- case CXD2880_DTV_BW_7_MHZ:
- switch (clk_mode) {
- case CXD2880_TNRDMD_CLOCKMODE_A:
- case CXD2880_TNRDMD_CLOCKMODE_C:
- data = bw7_nomi_ac;
- break;
- case CXD2880_TNRDMD_CLOCKMODE_B:
- data = bw7_nomi_b;
- break;
- default:
- return -EINVAL;
- }
- ret = tnr_dmd->io->write_regs(tnr_dmd->io,
- CXD2880_IO_TGT_DMD,
- 0x60, data, 5);
- if (ret)
- return ret;
- ret = tnr_dmd->io->write_reg(tnr_dmd->io,
- CXD2880_IO_TGT_DMD,
- 0x4a, 0x02);
- if (ret)
- return ret;
- switch (clk_mode) {
- case CXD2880_TNRDMD_CLOCKMODE_A:
- data = bw7_gtdofst_a;
- break;
- case CXD2880_TNRDMD_CLOCKMODE_B:
- data = bw7_gtdofst_b;
- break;
- case CXD2880_TNRDMD_CLOCKMODE_C:
- data = bw7_gtdofst_c;
- break;
- default:
- return -EINVAL;
- }
- ret = tnr_dmd->io->write_regs(tnr_dmd->io,
- CXD2880_IO_TGT_DMD,
- 0x7d, data, 2);
- if (ret)
- return ret;
- switch (clk_mode) {
- case CXD2880_TNRDMD_CLOCKMODE_A:
- case CXD2880_TNRDMD_CLOCKMODE_B:
- sst_data = 0x2f;
- break;
- case CXD2880_TNRDMD_CLOCKMODE_C:
- sst_data = 0x2e;
- break;
- default:
- return -EINVAL;
- }
- ret = tnr_dmd->io->write_reg(tnr_dmd->io,
- CXD2880_IO_TGT_DMD,
- 0x71, sst_data);
- if (ret)
- return ret;
- if (tnr_dmd->diver_mode == CXD2880_TNRDMD_DIVERMODE_MAIN) {
- switch (clk_mode) {
- case CXD2880_TNRDMD_CLOCKMODE_A:
- data = bw7_mrc_a;
- break;
- case CXD2880_TNRDMD_CLOCKMODE_B:
- data = bw7_mrc_b;
- break;
- case CXD2880_TNRDMD_CLOCKMODE_C:
- data = bw7_mrc_c;
- break;
- default:
- return -EINVAL;
- }
- ret = tnr_dmd->io->write_regs(tnr_dmd->io,
- CXD2880_IO_TGT_DMD,
- 0x4b, &data[0], 2);
- if (ret)
- return ret;
- ret = tnr_dmd->io->write_regs(tnr_dmd->io,
- CXD2880_IO_TGT_DMD,
- 0x51, &data[2], 3);
- if (ret)
- return ret;
- }
- ret = tnr_dmd->io->write_regs(tnr_dmd->io,
- CXD2880_IO_TGT_DMD,
- 0x72, &bw7_notch[0], 2);
- if (ret)
- return ret;
- ret = tnr_dmd->io->write_regs(tnr_dmd->io,
- CXD2880_IO_TGT_DMD,
- 0x6b, &bw7_notch[2], 2);
- if (ret)
- return ret;
- break;
- case CXD2880_DTV_BW_6_MHZ:
- switch (clk_mode) {
- case CXD2880_TNRDMD_CLOCKMODE_A:
- case CXD2880_TNRDMD_CLOCKMODE_C:
- data = bw6_nomi_ac;
- break;
- case CXD2880_TNRDMD_CLOCKMODE_B:
- data = bw6_nomi_b;
- break;
- default:
- return -EINVAL;
- }
- ret = tnr_dmd->io->write_regs(tnr_dmd->io,
- CXD2880_IO_TGT_DMD,
- 0x60, data, 5);
- if (ret)
- return ret;
- ret = tnr_dmd->io->write_reg(tnr_dmd->io,
- CXD2880_IO_TGT_DMD,
- 0x4a, 0x04);
- if (ret)
- return ret;
- switch (clk_mode) {
- case CXD2880_TNRDMD_CLOCKMODE_A:
- data = bw6_gtdofst_a;
- break;
- case CXD2880_TNRDMD_CLOCKMODE_B:
- data = bw6_gtdofst_b;
- break;
- case CXD2880_TNRDMD_CLOCKMODE_C:
- data = bw6_gtdofst_c;
- break;
- default:
- return -EINVAL;
- }
- ret = tnr_dmd->io->write_regs(tnr_dmd->io,
- CXD2880_IO_TGT_DMD,
- 0x7d, data, 2);
- if (ret)
- return ret;
- switch (clk_mode) {
- case CXD2880_TNRDMD_CLOCKMODE_A:
- case CXD2880_TNRDMD_CLOCKMODE_C:
- sst_data = 0x29;
- break;
- case CXD2880_TNRDMD_CLOCKMODE_B:
- sst_data = 0x2a;
- break;
- default:
- return -EINVAL;
- }
- ret = tnr_dmd->io->write_reg(tnr_dmd->io,
- CXD2880_IO_TGT_DMD,
- 0x71, sst_data);
- if (ret)
- return ret;
- if (tnr_dmd->diver_mode == CXD2880_TNRDMD_DIVERMODE_MAIN) {
- switch (clk_mode) {
- case CXD2880_TNRDMD_CLOCKMODE_A:
- data = bw6_mrc_a;
- break;
- case CXD2880_TNRDMD_CLOCKMODE_B:
- data = bw6_mrc_b;
- break;
- case CXD2880_TNRDMD_CLOCKMODE_C:
- data = bw6_mrc_c;
- break;
- default:
- return -EINVAL;
- }
- ret = tnr_dmd->io->write_regs(tnr_dmd->io,
- CXD2880_IO_TGT_DMD,
- 0x4b, &data[0], 2);
- if (ret)
- return ret;
- ret = tnr_dmd->io->write_regs(tnr_dmd->io,
- CXD2880_IO_TGT_DMD,
- 0x51, &data[2], 3);
- if (ret)
- return ret;
- }
- ret = tnr_dmd->io->write_regs(tnr_dmd->io,
- CXD2880_IO_TGT_DMD,
- 0x72, &bw6_notch[0], 2);
- if (ret)
- return ret;
- ret = tnr_dmd->io->write_regs(tnr_dmd->io,
- CXD2880_IO_TGT_DMD,
- 0x6b, &bw6_notch[2], 2);
- if (ret)
- return ret;
- break;
- case CXD2880_DTV_BW_5_MHZ:
- switch (clk_mode) {
- case CXD2880_TNRDMD_CLOCKMODE_A:
- case CXD2880_TNRDMD_CLOCKMODE_C:
- data = bw5_nomi_ac;
- break;
- case CXD2880_TNRDMD_CLOCKMODE_B:
- data = bw5_nomi_b;
- break;
- default:
- return -EINVAL;
- }
- ret = tnr_dmd->io->write_regs(tnr_dmd->io,
- CXD2880_IO_TGT_DMD,
- 0x60, data, 5);
- if (ret)
- return ret;
- ret = tnr_dmd->io->write_reg(tnr_dmd->io,
- CXD2880_IO_TGT_DMD,
- 0x4a, 0x06);
- if (ret)
- return ret;
- switch (clk_mode) {
- case CXD2880_TNRDMD_CLOCKMODE_A:
- data = bw5_gtdofst_a;
- break;
- case CXD2880_TNRDMD_CLOCKMODE_B:
- data = bw5_gtdofst_b;
- break;
- case CXD2880_TNRDMD_CLOCKMODE_C:
- data = bw5_gtdofst_c;
- break;
- default:
- return -EINVAL;
- }
- ret = tnr_dmd->io->write_regs(tnr_dmd->io,
- CXD2880_IO_TGT_DMD,
- 0x7d, data, 2);
- if (ret)
- return ret;
- switch (clk_mode) {
- case CXD2880_TNRDMD_CLOCKMODE_A:
- case CXD2880_TNRDMD_CLOCKMODE_B:
- sst_data = 0x24;
- break;
- case CXD2880_TNRDMD_CLOCKMODE_C:
- sst_data = 0x23;
- break;
- default:
- return -EINVAL;
- }
- ret = tnr_dmd->io->write_reg(tnr_dmd->io,
- CXD2880_IO_TGT_DMD,
- 0x71, sst_data);
- if (ret)
- return ret;
- if (tnr_dmd->diver_mode == CXD2880_TNRDMD_DIVERMODE_MAIN) {
- switch (clk_mode) {
- case CXD2880_TNRDMD_CLOCKMODE_A:
- data = bw5_mrc_a;
- break;
- case CXD2880_TNRDMD_CLOCKMODE_B:
- data = bw5_mrc_b;
- break;
- case CXD2880_TNRDMD_CLOCKMODE_C:
- data = bw5_mrc_c;
- break;
- default:
- return -EINVAL;
- }
- ret = tnr_dmd->io->write_regs(tnr_dmd->io,
- CXD2880_IO_TGT_DMD,
- 0x4b, &data[0], 2);
- if (ret)
- return ret;
- ret = tnr_dmd->io->write_regs(tnr_dmd->io,
- CXD2880_IO_TGT_DMD,
- 0x51, &data[2], 3);
- if (ret)
- return ret;
- }
- ret = tnr_dmd->io->write_regs(tnr_dmd->io,
- CXD2880_IO_TGT_DMD,
- 0x72, &bw5_notch[0], 2);
- if (ret)
- return ret;
- ret = tnr_dmd->io->write_regs(tnr_dmd->io,
- CXD2880_IO_TGT_DMD,
- 0x6b, &bw5_notch[2], 2);
- if (ret)
- return ret;
- break;
- default:
- return -EINVAL;
- }
- return cxd2880_io_write_multi_regs(tnr_dmd->io,
- CXD2880_IO_TGT_DMD,
- tune_dmd_setting_seq5,
- ARRAY_SIZE(tune_dmd_setting_seq5));
- }
- static int x_sleep_dvbt_demod_setting(struct cxd2880_tnrdmd
- *tnr_dmd)
- {
- int ret;
- if (!tnr_dmd)
- return -EINVAL;
- ret = cxd2880_io_write_multi_regs(tnr_dmd->io,
- CXD2880_IO_TGT_DMD,
- sleep_dmd_setting_seq1,
- ARRAY_SIZE(sleep_dmd_setting_seq1));
- if (ret)
- return ret;
- if (tnr_dmd->diver_mode == CXD2880_TNRDMD_DIVERMODE_SUB)
- ret = cxd2880_io_write_multi_regs(tnr_dmd->io,
- CXD2880_IO_TGT_DMD,
- sleep_dmd_setting_seq2,
- ARRAY_SIZE(sleep_dmd_setting_seq2));
- return ret;
- }
- static int dvbt_set_profile(struct cxd2880_tnrdmd *tnr_dmd,
- enum cxd2880_dvbt_profile profile)
- {
- int ret;
- if (!tnr_dmd)
- return -EINVAL;
- ret = tnr_dmd->io->write_reg(tnr_dmd->io,
- CXD2880_IO_TGT_DMD,
- 0x00, 0x10);
- if (ret)
- return ret;
- return tnr_dmd->io->write_reg(tnr_dmd->io,
- CXD2880_IO_TGT_DMD,
- 0x67,
- (profile == CXD2880_DVBT_PROFILE_HP)
- ? 0x00 : 0x01);
- }
- int cxd2880_tnrdmd_dvbt_tune1(struct cxd2880_tnrdmd *tnr_dmd,
- struct cxd2880_dvbt_tune_param
- *tune_param)
- {
- int ret;
- if (!tnr_dmd || !tune_param)
- return -EINVAL;
- if (tnr_dmd->diver_mode == CXD2880_TNRDMD_DIVERMODE_SUB)
- return -EINVAL;
- if (tnr_dmd->state != CXD2880_TNRDMD_STATE_SLEEP &&
- tnr_dmd->state != CXD2880_TNRDMD_STATE_ACTIVE)
- return -EINVAL;
- ret =
- cxd2880_tnrdmd_common_tune_setting1(tnr_dmd, CXD2880_DTV_SYS_DVBT,
- tune_param->center_freq_khz,
- tune_param->bandwidth, 0, 0);
- if (ret)
- return ret;
- ret =
- x_tune_dvbt_demod_setting(tnr_dmd, tune_param->bandwidth,
- tnr_dmd->clk_mode);
- if (ret)
- return ret;
- if (tnr_dmd->diver_mode == CXD2880_TNRDMD_DIVERMODE_MAIN) {
- ret =
- x_tune_dvbt_demod_setting(tnr_dmd->diver_sub,
- tune_param->bandwidth,
- tnr_dmd->diver_sub->clk_mode);
- if (ret)
- return ret;
- }
- return dvbt_set_profile(tnr_dmd, tune_param->profile);
- }
- int cxd2880_tnrdmd_dvbt_tune2(struct cxd2880_tnrdmd *tnr_dmd,
- struct cxd2880_dvbt_tune_param
- *tune_param)
- {
- int ret;
- if (!tnr_dmd || !tune_param)
- return -EINVAL;
- if (tnr_dmd->diver_mode == CXD2880_TNRDMD_DIVERMODE_SUB)
- return -EINVAL;
- if (tnr_dmd->state != CXD2880_TNRDMD_STATE_SLEEP &&
- tnr_dmd->state != CXD2880_TNRDMD_STATE_ACTIVE)
- return -EINVAL;
- ret =
- cxd2880_tnrdmd_common_tune_setting2(tnr_dmd, CXD2880_DTV_SYS_DVBT,
- 0);
- if (ret)
- return ret;
- tnr_dmd->state = CXD2880_TNRDMD_STATE_ACTIVE;
- tnr_dmd->frequency_khz = tune_param->center_freq_khz;
- tnr_dmd->sys = CXD2880_DTV_SYS_DVBT;
- tnr_dmd->bandwidth = tune_param->bandwidth;
- if (tnr_dmd->diver_mode == CXD2880_TNRDMD_DIVERMODE_MAIN) {
- tnr_dmd->diver_sub->state = CXD2880_TNRDMD_STATE_ACTIVE;
- tnr_dmd->diver_sub->frequency_khz = tune_param->center_freq_khz;
- tnr_dmd->diver_sub->sys = CXD2880_DTV_SYS_DVBT;
- tnr_dmd->diver_sub->bandwidth = tune_param->bandwidth;
- }
- return 0;
- }
- int cxd2880_tnrdmd_dvbt_sleep_setting(struct cxd2880_tnrdmd *tnr_dmd)
- {
- int ret;
- if (!tnr_dmd)
- return -EINVAL;
- if (tnr_dmd->diver_mode == CXD2880_TNRDMD_DIVERMODE_SUB)
- return -EINVAL;
- if (tnr_dmd->state != CXD2880_TNRDMD_STATE_SLEEP &&
- tnr_dmd->state != CXD2880_TNRDMD_STATE_ACTIVE)
- return -EINVAL;
- ret = x_sleep_dvbt_demod_setting(tnr_dmd);
- if (ret)
- return ret;
- if (tnr_dmd->diver_mode == CXD2880_TNRDMD_DIVERMODE_MAIN)
- ret = x_sleep_dvbt_demod_setting(tnr_dmd->diver_sub);
- return ret;
- }
- int cxd2880_tnrdmd_dvbt_check_demod_lock(struct cxd2880_tnrdmd
- *tnr_dmd,
- enum
- cxd2880_tnrdmd_lock_result
- *lock)
- {
- int ret;
- u8 sync_stat = 0;
- u8 ts_lock = 0;
- u8 unlock_detected = 0;
- u8 unlock_detected_sub = 0;
- if (!tnr_dmd || !lock)
- return -EINVAL;
- if (tnr_dmd->diver_mode == CXD2880_TNRDMD_DIVERMODE_SUB)
- return -EINVAL;
- if (tnr_dmd->state != CXD2880_TNRDMD_STATE_ACTIVE)
- return -EINVAL;
- ret =
- cxd2880_tnrdmd_dvbt_mon_sync_stat(tnr_dmd, &sync_stat, &ts_lock,
- &unlock_detected);
- if (ret)
- return ret;
- if (tnr_dmd->diver_mode == CXD2880_TNRDMD_DIVERMODE_SINGLE) {
- if (sync_stat == 6)
- *lock = CXD2880_TNRDMD_LOCK_RESULT_LOCKED;
- else if (unlock_detected)
- *lock = CXD2880_TNRDMD_LOCK_RESULT_UNLOCKED;
- else
- *lock = CXD2880_TNRDMD_LOCK_RESULT_NOTDETECT;
- return ret;
- }
- if (sync_stat == 6) {
- *lock = CXD2880_TNRDMD_LOCK_RESULT_LOCKED;
- return ret;
- }
- ret =
- cxd2880_tnrdmd_dvbt_mon_sync_stat_sub(tnr_dmd, &sync_stat,
- &unlock_detected_sub);
- if (ret)
- return ret;
- if (sync_stat == 6)
- *lock = CXD2880_TNRDMD_LOCK_RESULT_LOCKED;
- else if (unlock_detected && unlock_detected_sub)
- *lock = CXD2880_TNRDMD_LOCK_RESULT_UNLOCKED;
- else
- *lock = CXD2880_TNRDMD_LOCK_RESULT_NOTDETECT;
- return ret;
- }
- int cxd2880_tnrdmd_dvbt_check_ts_lock(struct cxd2880_tnrdmd
- *tnr_dmd,
- enum
- cxd2880_tnrdmd_lock_result
- *lock)
- {
- int ret;
- u8 sync_stat = 0;
- u8 ts_lock = 0;
- u8 unlock_detected = 0;
- u8 unlock_detected_sub = 0;
- if (!tnr_dmd || !lock)
- return -EINVAL;
- if (tnr_dmd->diver_mode == CXD2880_TNRDMD_DIVERMODE_SUB)
- return -EINVAL;
- if (tnr_dmd->state != CXD2880_TNRDMD_STATE_ACTIVE)
- return -EINVAL;
- ret =
- cxd2880_tnrdmd_dvbt_mon_sync_stat(tnr_dmd, &sync_stat, &ts_lock,
- &unlock_detected);
- if (ret)
- return ret;
- if (tnr_dmd->diver_mode == CXD2880_TNRDMD_DIVERMODE_SINGLE) {
- if (ts_lock)
- *lock = CXD2880_TNRDMD_LOCK_RESULT_LOCKED;
- else if (unlock_detected)
- *lock = CXD2880_TNRDMD_LOCK_RESULT_UNLOCKED;
- else
- *lock = CXD2880_TNRDMD_LOCK_RESULT_NOTDETECT;
- return ret;
- }
- if (ts_lock) {
- *lock = CXD2880_TNRDMD_LOCK_RESULT_LOCKED;
- return ret;
- } else if (!unlock_detected) {
- *lock = CXD2880_TNRDMD_LOCK_RESULT_NOTDETECT;
- return ret;
- }
- ret =
- cxd2880_tnrdmd_dvbt_mon_sync_stat_sub(tnr_dmd, &sync_stat,
- &unlock_detected_sub);
- if (ret)
- return ret;
- if (unlock_detected && unlock_detected_sub)
- *lock = CXD2880_TNRDMD_LOCK_RESULT_UNLOCKED;
- else
- *lock = CXD2880_TNRDMD_LOCK_RESULT_NOTDETECT;
- return ret;
- }
|