bsru6.h 3.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127
  1. /* SPDX-License-Identifier: GPL-2.0-or-later */
  2. /*
  3. * bsru6.h - ALPS BSRU6 tuner support (moved from budget-ci.c)
  4. *
  5. * the project's page is at https://linuxtv.org
  6. */
  7. #ifndef BSRU6_H
  8. #define BSRU6_H
  9. static u8 alps_bsru6_inittab[] = {
  10. 0x01, 0x15,
  11. 0x02, 0x30,
  12. 0x03, 0x00,
  13. 0x04, 0x7d, /* F22FR = 0x7d, F22 = f_VCO / 128 / 0x7d = 22 kHz */
  14. 0x05, 0x35, /* I2CT = 0, SCLT = 1, SDAT = 1 */
  15. 0x06, 0x40, /* DAC not used, set to high impendance mode */
  16. 0x07, 0x00, /* DAC LSB */
  17. 0x08, 0x40, /* DiSEqC off, LNB power on OP2/LOCK pin on */
  18. 0x09, 0x00, /* FIFO */
  19. 0x0c, 0x51, /* OP1 ctl = Normal, OP1 val = 1 (LNB Power ON) */
  20. 0x0d, 0x82, /* DC offset compensation = ON, beta_agc1 = 2 */
  21. 0x0e, 0x23, /* alpha_tmg = 2, beta_tmg = 3 */
  22. 0x10, 0x3f, // AGC2 0x3d
  23. 0x11, 0x84,
  24. 0x12, 0xb9,
  25. 0x15, 0xc9, // lock detector threshold
  26. 0x16, 0x00,
  27. 0x17, 0x00,
  28. 0x18, 0x00,
  29. 0x19, 0x00,
  30. 0x1a, 0x00,
  31. 0x1f, 0x50,
  32. 0x20, 0x00,
  33. 0x21, 0x00,
  34. 0x22, 0x00,
  35. 0x23, 0x00,
  36. 0x28, 0x00, // out imp: normal out type: parallel FEC mode:0
  37. 0x29, 0x1e, // 1/2 threshold
  38. 0x2a, 0x14, // 2/3 threshold
  39. 0x2b, 0x0f, // 3/4 threshold
  40. 0x2c, 0x09, // 5/6 threshold
  41. 0x2d, 0x05, // 7/8 threshold
  42. 0x2e, 0x01,
  43. 0x31, 0x1f, // test all FECs
  44. 0x32, 0x19, // viterbi and synchro search
  45. 0x33, 0xfc, // rs control
  46. 0x34, 0x93, // error control
  47. 0x0f, 0x52,
  48. 0xff, 0xff
  49. };
  50. static int alps_bsru6_set_symbol_rate(struct dvb_frontend *fe, u32 srate, u32 ratio)
  51. {
  52. u8 aclk = 0;
  53. u8 bclk = 0;
  54. if (srate < 1500000) {
  55. aclk = 0xb7;
  56. bclk = 0x47;
  57. } else if (srate < 3000000) {
  58. aclk = 0xb7;
  59. bclk = 0x4b;
  60. } else if (srate < 7000000) {
  61. aclk = 0xb7;
  62. bclk = 0x4f;
  63. } else if (srate < 14000000) {
  64. aclk = 0xb7;
  65. bclk = 0x53;
  66. } else if (srate < 30000000) {
  67. aclk = 0xb6;
  68. bclk = 0x53;
  69. } else if (srate < 45000000) {
  70. aclk = 0xb4;
  71. bclk = 0x51;
  72. }
  73. stv0299_writereg(fe, 0x13, aclk);
  74. stv0299_writereg(fe, 0x14, bclk);
  75. stv0299_writereg(fe, 0x1f, (ratio >> 16) & 0xff);
  76. stv0299_writereg(fe, 0x20, (ratio >> 8) & 0xff);
  77. stv0299_writereg(fe, 0x21, ratio & 0xf0);
  78. return 0;
  79. }
  80. static int alps_bsru6_tuner_set_params(struct dvb_frontend *fe)
  81. {
  82. struct dtv_frontend_properties *p = &fe->dtv_property_cache;
  83. u8 buf[4];
  84. u32 div;
  85. struct i2c_msg msg = { .addr = 0x61, .flags = 0, .buf = buf, .len = sizeof(buf) };
  86. struct i2c_adapter *i2c = fe->tuner_priv;
  87. if ((p->frequency < 950000) || (p->frequency > 2150000))
  88. return -EINVAL;
  89. div = (p->frequency + (125 - 1)) / 125; /* round correctly */
  90. buf[0] = (div >> 8) & 0x7f;
  91. buf[1] = div & 0xff;
  92. buf[2] = 0x80 | ((div & 0x18000) >> 10) | 4;
  93. buf[3] = 0xC4;
  94. if (p->frequency > 1530000)
  95. buf[3] = 0xc0;
  96. if (fe->ops.i2c_gate_ctrl)
  97. fe->ops.i2c_gate_ctrl(fe, 1);
  98. if (i2c_transfer(i2c, &msg, 1) != 1)
  99. return -EIO;
  100. return 0;
  101. }
  102. static struct stv0299_config alps_bsru6_config = {
  103. .demod_address = 0x68,
  104. .inittab = alps_bsru6_inittab,
  105. .mclk = 88000000UL,
  106. .invert = 1,
  107. .skip_reinit = 0,
  108. .lock_output = STV0299_LOCKOUTPUT_1,
  109. .volt13_op0_op1 = STV0299_VOLT13_OP1,
  110. .min_delay_ms = 100,
  111. .set_symbol_rate = alps_bsru6_set_symbol_rate,
  112. };
  113. #endif