Home Explore Help
Sign In
Rydia
/
linux-phytium
Watch 1
Star 0
Fork 0
Files Issues 0 Pull Requests 0 Wiki
Branch: master
Branches Tags
linux-phytium
/
include
/
dt-bindings
/
pinctrl
/
samsung.h

samsung.h 2.3 KB
Permalink History Raw

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778 
  1. /* SPDX-License-Identifier: GPL-2.0 */
    2. 

  2. /*
    3. 

  3.  * Samsung's Exynos pinctrl bindings
    4. 

  4.  *
    5. 

  5.  * Copyright (c) 2016 Samsung Electronics Co., Ltd.
    6. 

  6.  *		http://www.samsung.com
    7. 

  7.  * Author: Krzysztof Kozlowski <krzk@kernel.org>
    8. 

  8.  */
    9. 

  9. 

  10. #ifndef __DT_BINDINGS_PINCTRL_SAMSUNG_H__
    11. 

  11. #define __DT_BINDINGS_PINCTRL_SAMSUNG_H__
    12. 

  12. 

  13. #define EXYNOS_PIN_PULL_NONE		0
    14. 

  14. #define EXYNOS_PIN_PULL_DOWN		1
    15. 

  15. #define EXYNOS_PIN_PULL_UP		3
    16. 

  16. 

  17. #define S3C64XX_PIN_PULL_NONE		0
    18. 

  18. #define S3C64XX_PIN_PULL_DOWN		1
    19. 

  19. #define S3C64XX_PIN_PULL_UP		2
    20. 

  20. 

  21. /* Pin function in power down mode */
    22. 

  22. #define EXYNOS_PIN_PDN_OUT0		0
    23. 

  23. #define EXYNOS_PIN_PDN_OUT1		1
    24. 

  24. #define EXYNOS_PIN_PDN_INPUT		2
    25. 

  25. #define EXYNOS_PIN_PDN_PREV		3
    26. 

  26. 

  27. /* Drive strengths for Exynos3250, Exynos4 (all) and Exynos5250 */
    28. 

  28. #define EXYNOS4_PIN_DRV_LV1		0
    29. 

  29. #define EXYNOS4_PIN_DRV_LV2		2
    30. 

  30. #define EXYNOS4_PIN_DRV_LV3		1
    31. 

  31. #define EXYNOS4_PIN_DRV_LV4		3
    32. 

  32. 

  33. /* Drive strengths for Exynos5260 */
    34. 

  34. #define EXYNOS5260_PIN_DRV_LV1		0
    35. 

  35. #define EXYNOS5260_PIN_DRV_LV2		1
    36. 

  36. #define EXYNOS5260_PIN_DRV_LV4		2
    37. 

  37. #define EXYNOS5260_PIN_DRV_LV6		3
    38. 

  38. 

  39. /* Drive strengths for Exynos5410, Exynos542x and Exynos5800 */
    40. 

  40. #define EXYNOS5420_PIN_DRV_LV1		0
    41. 

  41. #define EXYNOS5420_PIN_DRV_LV2		1
    42. 

  42. #define EXYNOS5420_PIN_DRV_LV3		2
    43. 

  43. #define EXYNOS5420_PIN_DRV_LV4		3
    44. 

  44. 

  45. /* Drive strengths for Exynos5433 */
    46. 

  46. #define EXYNOS5433_PIN_DRV_FAST_SR1	0
    47. 

  47. #define EXYNOS5433_PIN_DRV_FAST_SR2	1
    48. 

  48. #define EXYNOS5433_PIN_DRV_FAST_SR3	2
    49. 

  49. #define EXYNOS5433_PIN_DRV_FAST_SR4	3
    50. 

  50. #define EXYNOS5433_PIN_DRV_FAST_SR5	4
    51. 

  51. #define EXYNOS5433_PIN_DRV_FAST_SR6	5
    52. 

  52. #define EXYNOS5433_PIN_DRV_SLOW_SR1	8
    53. 

  53. #define EXYNOS5433_PIN_DRV_SLOW_SR2	9
    54. 

  54. #define EXYNOS5433_PIN_DRV_SLOW_SR3	0xa
    55. 

  55. #define EXYNOS5433_PIN_DRV_SLOW_SR4	0xb
    56. 

  56. #define EXYNOS5433_PIN_DRV_SLOW_SR5	0xc
    57. 

  57. #define EXYNOS5433_PIN_DRV_SLOW_SR6	0xf
    58. 

  58. 

  59. #define EXYNOS_PIN_FUNC_INPUT		0
    60. 

  60. #define EXYNOS_PIN_FUNC_OUTPUT		1
    61. 

  61. #define EXYNOS_PIN_FUNC_2		2
    62. 

  62. #define EXYNOS_PIN_FUNC_3		3
    63. 

  63. #define EXYNOS_PIN_FUNC_4		4
    64. 

  64. #define EXYNOS_PIN_FUNC_5		5
    65. 

  65. #define EXYNOS_PIN_FUNC_6		6
    66. 

  66. #define EXYNOS_PIN_FUNC_EINT		0xf
    67. 

  67. #define EXYNOS_PIN_FUNC_F		EXYNOS_PIN_FUNC_EINT
    68. 

  68. 

  69. /* Drive strengths for Exynos7 FSYS1 block */
    70. 

  70. #define EXYNOS7_FSYS1_PIN_DRV_LV1	0
    71. 

  71. #define EXYNOS7_FSYS1_PIN_DRV_LV2	4
    72. 

  72. #define EXYNOS7_FSYS1_PIN_DRV_LV3	2
    73. 

  73. #define EXYNOS7_FSYS1_PIN_DRV_LV4	6
    74. 

  74. #define EXYNOS7_FSYS1_PIN_DRV_LV5	1
    75. 

  75. #define EXYNOS7_FSYS1_PIN_DRV_LV6	5
    76. 

  76. 

  77. #endif /* __DT_BINDINGS_PINCTRL_SAMSUNG_H__ */
    78. 

  78.