events_base.c 38 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416141714181419142014211422142314241425142614271428142914301431143214331434143514361437143814391440144114421443144414451446144714481449145014511452145314541455145614571458145914601461146214631464146514661467146814691470147114721473147414751476147714781479148014811482148314841485148614871488148914901491149214931494149514961497149814991500150115021503150415051506150715081509151015111512151315141515151615171518151915201521152215231524152515261527152815291530153115321533153415351536153715381539154015411542154315441545154615471548154915501551155215531554155515561557155815591560156115621563156415651566156715681569157015711572157315741575157615771578157915801581158215831584158515861587158815891590159115921593159415951596159715981599160016011602160316041605160616071608160916101611161216131614161516161617161816191620162116221623162416251626162716281629163016311632163316341635163616371638163916401641164216431644164516461647164816491650165116521653165416551656165716581659166016611662166316641665166616671668166916701671167216731674167516761677167816791680168116821683168416851686168716881689169016911692169316941695169616971698169917001701170217031704170517061707170817091710171117121713171417151716171717181719172017211722172317241725
  1. /*
  2. * Xen event channels
  3. *
  4. * Xen models interrupts with abstract event channels. Because each
  5. * domain gets 1024 event channels, but NR_IRQ is not that large, we
  6. * must dynamically map irqs<->event channels. The event channels
  7. * interface with the rest of the kernel by defining a xen interrupt
  8. * chip. When an event is received, it is mapped to an irq and sent
  9. * through the normal interrupt processing path.
  10. *
  11. * There are four kinds of events which can be mapped to an event
  12. * channel:
  13. *
  14. * 1. Inter-domain notifications. This includes all the virtual
  15. * device events, since they're driven by front-ends in another domain
  16. * (typically dom0).
  17. * 2. VIRQs, typically used for timers. These are per-cpu events.
  18. * 3. IPIs.
  19. * 4. PIRQs - Hardware interrupts.
  20. *
  21. * Jeremy Fitzhardinge <jeremy@xensource.com>, XenSource Inc, 2007
  22. */
  23. #define pr_fmt(fmt) "xen:" KBUILD_MODNAME ": " fmt
  24. #include <linux/linkage.h>
  25. #include <linux/interrupt.h>
  26. #include <linux/irq.h>
  27. #include <linux/moduleparam.h>
  28. #include <linux/string.h>
  29. #include <linux/bootmem.h>
  30. #include <linux/slab.h>
  31. #include <linux/irqnr.h>
  32. #include <linux/pci.h>
  33. #ifdef CONFIG_X86
  34. #include <asm/desc.h>
  35. #include <asm/ptrace.h>
  36. #include <asm/irq.h>
  37. #include <asm/io_apic.h>
  38. #include <asm/i8259.h>
  39. #include <asm/xen/pci.h>
  40. #endif
  41. #include <asm/sync_bitops.h>
  42. #include <asm/xen/hypercall.h>
  43. #include <asm/xen/hypervisor.h>
  44. #include <xen/page.h>
  45. #include <xen/xen.h>
  46. #include <xen/hvm.h>
  47. #include <xen/xen-ops.h>
  48. #include <xen/events.h>
  49. #include <xen/interface/xen.h>
  50. #include <xen/interface/event_channel.h>
  51. #include <xen/interface/hvm/hvm_op.h>
  52. #include <xen/interface/hvm/params.h>
  53. #include <xen/interface/physdev.h>
  54. #include <xen/interface/sched.h>
  55. #include <xen/interface/vcpu.h>
  56. #include <asm/hw_irq.h>
  57. #include "events_internal.h"
  58. const struct evtchn_ops *evtchn_ops;
  59. /*
  60. * This lock protects updates to the following mapping and reference-count
  61. * arrays. The lock does not need to be acquired to read the mapping tables.
  62. */
  63. static DEFINE_MUTEX(irq_mapping_update_lock);
  64. static LIST_HEAD(xen_irq_list_head);
  65. /* IRQ <-> VIRQ mapping. */
  66. static DEFINE_PER_CPU(int [NR_VIRQS], virq_to_irq) = {[0 ... NR_VIRQS-1] = -1};
  67. /* IRQ <-> IPI mapping */
  68. static DEFINE_PER_CPU(int [XEN_NR_IPIS], ipi_to_irq) = {[0 ... XEN_NR_IPIS-1] = -1};
  69. int **evtchn_to_irq;
  70. #ifdef CONFIG_X86
  71. static unsigned long *pirq_eoi_map;
  72. #endif
  73. static bool (*pirq_needs_eoi)(unsigned irq);
  74. #define EVTCHN_ROW(e) (e / (PAGE_SIZE/sizeof(**evtchn_to_irq)))
  75. #define EVTCHN_COL(e) (e % (PAGE_SIZE/sizeof(**evtchn_to_irq)))
  76. #define EVTCHN_PER_ROW (PAGE_SIZE / sizeof(**evtchn_to_irq))
  77. /* Xen will never allocate port zero for any purpose. */
  78. #define VALID_EVTCHN(chn) ((chn) != 0)
  79. static struct irq_chip xen_dynamic_chip;
  80. static struct irq_chip xen_percpu_chip;
  81. static struct irq_chip xen_pirq_chip;
  82. static void enable_dynirq(struct irq_data *data);
  83. static void disable_dynirq(struct irq_data *data);
  84. static void clear_evtchn_to_irq_row(unsigned row)
  85. {
  86. unsigned col;
  87. for (col = 0; col < EVTCHN_PER_ROW; col++)
  88. evtchn_to_irq[row][col] = -1;
  89. }
  90. static void clear_evtchn_to_irq_all(void)
  91. {
  92. unsigned row;
  93. for (row = 0; row < EVTCHN_ROW(xen_evtchn_max_channels()); row++) {
  94. if (evtchn_to_irq[row] == NULL)
  95. continue;
  96. clear_evtchn_to_irq_row(row);
  97. }
  98. }
  99. static int set_evtchn_to_irq(unsigned evtchn, unsigned irq)
  100. {
  101. unsigned row;
  102. unsigned col;
  103. if (evtchn >= xen_evtchn_max_channels())
  104. return -EINVAL;
  105. row = EVTCHN_ROW(evtchn);
  106. col = EVTCHN_COL(evtchn);
  107. if (evtchn_to_irq[row] == NULL) {
  108. /* Unallocated irq entries return -1 anyway */
  109. if (irq == -1)
  110. return 0;
  111. evtchn_to_irq[row] = (int *)get_zeroed_page(GFP_KERNEL);
  112. if (evtchn_to_irq[row] == NULL)
  113. return -ENOMEM;
  114. clear_evtchn_to_irq_row(row);
  115. }
  116. evtchn_to_irq[row][col] = irq;
  117. return 0;
  118. }
  119. int get_evtchn_to_irq(unsigned evtchn)
  120. {
  121. if (evtchn >= xen_evtchn_max_channels())
  122. return -1;
  123. if (evtchn_to_irq[EVTCHN_ROW(evtchn)] == NULL)
  124. return -1;
  125. return evtchn_to_irq[EVTCHN_ROW(evtchn)][EVTCHN_COL(evtchn)];
  126. }
  127. /* Get info for IRQ */
  128. struct irq_info *info_for_irq(unsigned irq)
  129. {
  130. return irq_get_handler_data(irq);
  131. }
  132. /* Constructors for packed IRQ information. */
  133. static int xen_irq_info_common_setup(struct irq_info *info,
  134. unsigned irq,
  135. enum xen_irq_type type,
  136. unsigned evtchn,
  137. unsigned short cpu)
  138. {
  139. int ret;
  140. BUG_ON(info->type != IRQT_UNBOUND && info->type != type);
  141. info->type = type;
  142. info->irq = irq;
  143. info->evtchn = evtchn;
  144. info->cpu = cpu;
  145. ret = set_evtchn_to_irq(evtchn, irq);
  146. if (ret < 0)
  147. return ret;
  148. irq_clear_status_flags(irq, IRQ_NOREQUEST|IRQ_NOAUTOEN);
  149. return xen_evtchn_port_setup(info);
  150. }
  151. static int xen_irq_info_evtchn_setup(unsigned irq,
  152. unsigned evtchn)
  153. {
  154. struct irq_info *info = info_for_irq(irq);
  155. return xen_irq_info_common_setup(info, irq, IRQT_EVTCHN, evtchn, 0);
  156. }
  157. static int xen_irq_info_ipi_setup(unsigned cpu,
  158. unsigned irq,
  159. unsigned evtchn,
  160. enum ipi_vector ipi)
  161. {
  162. struct irq_info *info = info_for_irq(irq);
  163. info->u.ipi = ipi;
  164. per_cpu(ipi_to_irq, cpu)[ipi] = irq;
  165. return xen_irq_info_common_setup(info, irq, IRQT_IPI, evtchn, 0);
  166. }
  167. static int xen_irq_info_virq_setup(unsigned cpu,
  168. unsigned irq,
  169. unsigned evtchn,
  170. unsigned virq)
  171. {
  172. struct irq_info *info = info_for_irq(irq);
  173. info->u.virq = virq;
  174. per_cpu(virq_to_irq, cpu)[virq] = irq;
  175. return xen_irq_info_common_setup(info, irq, IRQT_VIRQ, evtchn, 0);
  176. }
  177. static int xen_irq_info_pirq_setup(unsigned irq,
  178. unsigned evtchn,
  179. unsigned pirq,
  180. unsigned gsi,
  181. uint16_t domid,
  182. unsigned char flags)
  183. {
  184. struct irq_info *info = info_for_irq(irq);
  185. info->u.pirq.pirq = pirq;
  186. info->u.pirq.gsi = gsi;
  187. info->u.pirq.domid = domid;
  188. info->u.pirq.flags = flags;
  189. return xen_irq_info_common_setup(info, irq, IRQT_PIRQ, evtchn, 0);
  190. }
  191. static void xen_irq_info_cleanup(struct irq_info *info)
  192. {
  193. set_evtchn_to_irq(info->evtchn, -1);
  194. info->evtchn = 0;
  195. }
  196. /*
  197. * Accessors for packed IRQ information.
  198. */
  199. unsigned int evtchn_from_irq(unsigned irq)
  200. {
  201. if (unlikely(WARN(irq >= nr_irqs, "Invalid irq %d!\n", irq)))
  202. return 0;
  203. return info_for_irq(irq)->evtchn;
  204. }
  205. unsigned irq_from_evtchn(unsigned int evtchn)
  206. {
  207. return get_evtchn_to_irq(evtchn);
  208. }
  209. EXPORT_SYMBOL_GPL(irq_from_evtchn);
  210. int irq_from_virq(unsigned int cpu, unsigned int virq)
  211. {
  212. return per_cpu(virq_to_irq, cpu)[virq];
  213. }
  214. static enum ipi_vector ipi_from_irq(unsigned irq)
  215. {
  216. struct irq_info *info = info_for_irq(irq);
  217. BUG_ON(info == NULL);
  218. BUG_ON(info->type != IRQT_IPI);
  219. return info->u.ipi;
  220. }
  221. static unsigned virq_from_irq(unsigned irq)
  222. {
  223. struct irq_info *info = info_for_irq(irq);
  224. BUG_ON(info == NULL);
  225. BUG_ON(info->type != IRQT_VIRQ);
  226. return info->u.virq;
  227. }
  228. static unsigned pirq_from_irq(unsigned irq)
  229. {
  230. struct irq_info *info = info_for_irq(irq);
  231. BUG_ON(info == NULL);
  232. BUG_ON(info->type != IRQT_PIRQ);
  233. return info->u.pirq.pirq;
  234. }
  235. static enum xen_irq_type type_from_irq(unsigned irq)
  236. {
  237. return info_for_irq(irq)->type;
  238. }
  239. unsigned cpu_from_irq(unsigned irq)
  240. {
  241. return info_for_irq(irq)->cpu;
  242. }
  243. unsigned int cpu_from_evtchn(unsigned int evtchn)
  244. {
  245. int irq = get_evtchn_to_irq(evtchn);
  246. unsigned ret = 0;
  247. if (irq != -1)
  248. ret = cpu_from_irq(irq);
  249. return ret;
  250. }
  251. #ifdef CONFIG_X86
  252. static bool pirq_check_eoi_map(unsigned irq)
  253. {
  254. return test_bit(pirq_from_irq(irq), pirq_eoi_map);
  255. }
  256. #endif
  257. static bool pirq_needs_eoi_flag(unsigned irq)
  258. {
  259. struct irq_info *info = info_for_irq(irq);
  260. BUG_ON(info->type != IRQT_PIRQ);
  261. return info->u.pirq.flags & PIRQ_NEEDS_EOI;
  262. }
  263. static void bind_evtchn_to_cpu(unsigned int chn, unsigned int cpu)
  264. {
  265. int irq = get_evtchn_to_irq(chn);
  266. struct irq_info *info = info_for_irq(irq);
  267. BUG_ON(irq == -1);
  268. #ifdef CONFIG_SMP
  269. cpumask_copy(irq_get_affinity_mask(irq), cpumask_of(cpu));
  270. #endif
  271. xen_evtchn_port_bind_to_cpu(info, cpu);
  272. info->cpu = cpu;
  273. }
  274. /**
  275. * notify_remote_via_irq - send event to remote end of event channel via irq
  276. * @irq: irq of event channel to send event to
  277. *
  278. * Unlike notify_remote_via_evtchn(), this is safe to use across
  279. * save/restore. Notifications on a broken connection are silently
  280. * dropped.
  281. */
  282. void notify_remote_via_irq(int irq)
  283. {
  284. int evtchn = evtchn_from_irq(irq);
  285. if (VALID_EVTCHN(evtchn))
  286. notify_remote_via_evtchn(evtchn);
  287. }
  288. EXPORT_SYMBOL_GPL(notify_remote_via_irq);
  289. static void xen_irq_init(unsigned irq)
  290. {
  291. struct irq_info *info;
  292. #ifdef CONFIG_SMP
  293. /* By default all event channels notify CPU#0. */
  294. cpumask_copy(irq_get_affinity_mask(irq), cpumask_of(0));
  295. #endif
  296. info = kzalloc(sizeof(*info), GFP_KERNEL);
  297. if (info == NULL)
  298. panic("Unable to allocate metadata for IRQ%d\n", irq);
  299. info->type = IRQT_UNBOUND;
  300. info->refcnt = -1;
  301. irq_set_handler_data(irq, info);
  302. list_add_tail(&info->list, &xen_irq_list_head);
  303. }
  304. static int __must_check xen_allocate_irqs_dynamic(int nvec)
  305. {
  306. int i, irq = irq_alloc_descs(-1, 0, nvec, -1);
  307. if (irq >= 0) {
  308. for (i = 0; i < nvec; i++)
  309. xen_irq_init(irq + i);
  310. }
  311. return irq;
  312. }
  313. static inline int __must_check xen_allocate_irq_dynamic(void)
  314. {
  315. return xen_allocate_irqs_dynamic(1);
  316. }
  317. static int __must_check xen_allocate_irq_gsi(unsigned gsi)
  318. {
  319. int irq;
  320. /*
  321. * A PV guest has no concept of a GSI (since it has no ACPI
  322. * nor access to/knowledge of the physical APICs). Therefore
  323. * all IRQs are dynamically allocated from the entire IRQ
  324. * space.
  325. */
  326. if (xen_pv_domain() && !xen_initial_domain())
  327. return xen_allocate_irq_dynamic();
  328. /* Legacy IRQ descriptors are already allocated by the arch. */
  329. if (gsi < nr_legacy_irqs())
  330. irq = gsi;
  331. else
  332. irq = irq_alloc_desc_at(gsi, -1);
  333. xen_irq_init(irq);
  334. return irq;
  335. }
  336. static void xen_free_irq(unsigned irq)
  337. {
  338. struct irq_info *info = irq_get_handler_data(irq);
  339. if (WARN_ON(!info))
  340. return;
  341. list_del(&info->list);
  342. irq_set_handler_data(irq, NULL);
  343. WARN_ON(info->refcnt > 0);
  344. kfree(info);
  345. /* Legacy IRQ descriptors are managed by the arch. */
  346. if (irq < nr_legacy_irqs())
  347. return;
  348. irq_free_desc(irq);
  349. }
  350. static void xen_evtchn_close(unsigned int port)
  351. {
  352. struct evtchn_close close;
  353. close.port = port;
  354. if (HYPERVISOR_event_channel_op(EVTCHNOP_close, &close) != 0)
  355. BUG();
  356. }
  357. static void pirq_query_unmask(int irq)
  358. {
  359. struct physdev_irq_status_query irq_status;
  360. struct irq_info *info = info_for_irq(irq);
  361. BUG_ON(info->type != IRQT_PIRQ);
  362. irq_status.irq = pirq_from_irq(irq);
  363. if (HYPERVISOR_physdev_op(PHYSDEVOP_irq_status_query, &irq_status))
  364. irq_status.flags = 0;
  365. info->u.pirq.flags &= ~PIRQ_NEEDS_EOI;
  366. if (irq_status.flags & XENIRQSTAT_needs_eoi)
  367. info->u.pirq.flags |= PIRQ_NEEDS_EOI;
  368. }
  369. static void eoi_pirq(struct irq_data *data)
  370. {
  371. int evtchn = evtchn_from_irq(data->irq);
  372. struct physdev_eoi eoi = { .irq = pirq_from_irq(data->irq) };
  373. int rc = 0;
  374. if (!VALID_EVTCHN(evtchn))
  375. return;
  376. if (unlikely(irqd_is_setaffinity_pending(data)) &&
  377. likely(!irqd_irq_disabled(data))) {
  378. int masked = test_and_set_mask(evtchn);
  379. clear_evtchn(evtchn);
  380. irq_move_masked_irq(data);
  381. if (!masked)
  382. unmask_evtchn(evtchn);
  383. } else
  384. clear_evtchn(evtchn);
  385. if (pirq_needs_eoi(data->irq)) {
  386. rc = HYPERVISOR_physdev_op(PHYSDEVOP_eoi, &eoi);
  387. WARN_ON(rc);
  388. }
  389. }
  390. static void mask_ack_pirq(struct irq_data *data)
  391. {
  392. disable_dynirq(data);
  393. eoi_pirq(data);
  394. }
  395. static unsigned int __startup_pirq(unsigned int irq)
  396. {
  397. struct evtchn_bind_pirq bind_pirq;
  398. struct irq_info *info = info_for_irq(irq);
  399. int evtchn = evtchn_from_irq(irq);
  400. int rc;
  401. BUG_ON(info->type != IRQT_PIRQ);
  402. if (VALID_EVTCHN(evtchn))
  403. goto out;
  404. bind_pirq.pirq = pirq_from_irq(irq);
  405. /* NB. We are happy to share unless we are probing. */
  406. bind_pirq.flags = info->u.pirq.flags & PIRQ_SHAREABLE ?
  407. BIND_PIRQ__WILL_SHARE : 0;
  408. rc = HYPERVISOR_event_channel_op(EVTCHNOP_bind_pirq, &bind_pirq);
  409. if (rc != 0) {
  410. pr_warn("Failed to obtain physical IRQ %d\n", irq);
  411. return 0;
  412. }
  413. evtchn = bind_pirq.port;
  414. pirq_query_unmask(irq);
  415. rc = set_evtchn_to_irq(evtchn, irq);
  416. if (rc)
  417. goto err;
  418. info->evtchn = evtchn;
  419. bind_evtchn_to_cpu(evtchn, 0);
  420. rc = xen_evtchn_port_setup(info);
  421. if (rc)
  422. goto err;
  423. out:
  424. unmask_evtchn(evtchn);
  425. eoi_pirq(irq_get_irq_data(irq));
  426. return 0;
  427. err:
  428. pr_err("irq%d: Failed to set port to irq mapping (%d)\n", irq, rc);
  429. xen_evtchn_close(evtchn);
  430. return 0;
  431. }
  432. static unsigned int startup_pirq(struct irq_data *data)
  433. {
  434. return __startup_pirq(data->irq);
  435. }
  436. static void shutdown_pirq(struct irq_data *data)
  437. {
  438. unsigned int irq = data->irq;
  439. struct irq_info *info = info_for_irq(irq);
  440. unsigned evtchn = evtchn_from_irq(irq);
  441. BUG_ON(info->type != IRQT_PIRQ);
  442. if (!VALID_EVTCHN(evtchn))
  443. return;
  444. mask_evtchn(evtchn);
  445. xen_evtchn_close(evtchn);
  446. xen_irq_info_cleanup(info);
  447. }
  448. static void enable_pirq(struct irq_data *data)
  449. {
  450. enable_dynirq(data);
  451. }
  452. static void disable_pirq(struct irq_data *data)
  453. {
  454. disable_dynirq(data);
  455. }
  456. int xen_irq_from_gsi(unsigned gsi)
  457. {
  458. struct irq_info *info;
  459. list_for_each_entry(info, &xen_irq_list_head, list) {
  460. if (info->type != IRQT_PIRQ)
  461. continue;
  462. if (info->u.pirq.gsi == gsi)
  463. return info->irq;
  464. }
  465. return -1;
  466. }
  467. EXPORT_SYMBOL_GPL(xen_irq_from_gsi);
  468. static void __unbind_from_irq(unsigned int irq)
  469. {
  470. int evtchn = evtchn_from_irq(irq);
  471. struct irq_info *info = irq_get_handler_data(irq);
  472. if (info->refcnt > 0) {
  473. info->refcnt--;
  474. if (info->refcnt != 0)
  475. return;
  476. }
  477. if (VALID_EVTCHN(evtchn)) {
  478. unsigned int cpu = cpu_from_irq(irq);
  479. xen_evtchn_close(evtchn);
  480. switch (type_from_irq(irq)) {
  481. case IRQT_VIRQ:
  482. per_cpu(virq_to_irq, cpu)[virq_from_irq(irq)] = -1;
  483. break;
  484. case IRQT_IPI:
  485. per_cpu(ipi_to_irq, cpu)[ipi_from_irq(irq)] = -1;
  486. break;
  487. default:
  488. break;
  489. }
  490. xen_irq_info_cleanup(info);
  491. }
  492. xen_free_irq(irq);
  493. }
  494. /*
  495. * Do not make any assumptions regarding the relationship between the
  496. * IRQ number returned here and the Xen pirq argument.
  497. *
  498. * Note: We don't assign an event channel until the irq actually started
  499. * up. Return an existing irq if we've already got one for the gsi.
  500. *
  501. * Shareable implies level triggered, not shareable implies edge
  502. * triggered here.
  503. */
  504. int xen_bind_pirq_gsi_to_irq(unsigned gsi,
  505. unsigned pirq, int shareable, char *name)
  506. {
  507. int irq = -1;
  508. struct physdev_irq irq_op;
  509. int ret;
  510. mutex_lock(&irq_mapping_update_lock);
  511. irq = xen_irq_from_gsi(gsi);
  512. if (irq != -1) {
  513. pr_info("%s: returning irq %d for gsi %u\n",
  514. __func__, irq, gsi);
  515. goto out;
  516. }
  517. irq = xen_allocate_irq_gsi(gsi);
  518. if (irq < 0)
  519. goto out;
  520. irq_op.irq = irq;
  521. irq_op.vector = 0;
  522. /* Only the privileged domain can do this. For non-priv, the pcifront
  523. * driver provides a PCI bus that does the call to do exactly
  524. * this in the priv domain. */
  525. if (xen_initial_domain() &&
  526. HYPERVISOR_physdev_op(PHYSDEVOP_alloc_irq_vector, &irq_op)) {
  527. xen_free_irq(irq);
  528. irq = -ENOSPC;
  529. goto out;
  530. }
  531. ret = xen_irq_info_pirq_setup(irq, 0, pirq, gsi, DOMID_SELF,
  532. shareable ? PIRQ_SHAREABLE : 0);
  533. if (ret < 0) {
  534. __unbind_from_irq(irq);
  535. irq = ret;
  536. goto out;
  537. }
  538. pirq_query_unmask(irq);
  539. /* We try to use the handler with the appropriate semantic for the
  540. * type of interrupt: if the interrupt is an edge triggered
  541. * interrupt we use handle_edge_irq.
  542. *
  543. * On the other hand if the interrupt is level triggered we use
  544. * handle_fasteoi_irq like the native code does for this kind of
  545. * interrupts.
  546. *
  547. * Depending on the Xen version, pirq_needs_eoi might return true
  548. * not only for level triggered interrupts but for edge triggered
  549. * interrupts too. In any case Xen always honors the eoi mechanism,
  550. * not injecting any more pirqs of the same kind if the first one
  551. * hasn't received an eoi yet. Therefore using the fasteoi handler
  552. * is the right choice either way.
  553. */
  554. if (shareable)
  555. irq_set_chip_and_handler_name(irq, &xen_pirq_chip,
  556. handle_fasteoi_irq, name);
  557. else
  558. irq_set_chip_and_handler_name(irq, &xen_pirq_chip,
  559. handle_edge_irq, name);
  560. out:
  561. mutex_unlock(&irq_mapping_update_lock);
  562. return irq;
  563. }
  564. #ifdef CONFIG_PCI_MSI
  565. int xen_allocate_pirq_msi(struct pci_dev *dev, struct msi_desc *msidesc)
  566. {
  567. int rc;
  568. struct physdev_get_free_pirq op_get_free_pirq;
  569. op_get_free_pirq.type = MAP_PIRQ_TYPE_MSI;
  570. rc = HYPERVISOR_physdev_op(PHYSDEVOP_get_free_pirq, &op_get_free_pirq);
  571. WARN_ONCE(rc == -ENOSYS,
  572. "hypervisor does not support the PHYSDEVOP_get_free_pirq interface\n");
  573. return rc ? -1 : op_get_free_pirq.pirq;
  574. }
  575. int xen_bind_pirq_msi_to_irq(struct pci_dev *dev, struct msi_desc *msidesc,
  576. int pirq, int nvec, const char *name, domid_t domid)
  577. {
  578. int i, irq, ret;
  579. mutex_lock(&irq_mapping_update_lock);
  580. irq = xen_allocate_irqs_dynamic(nvec);
  581. if (irq < 0)
  582. goto out;
  583. for (i = 0; i < nvec; i++) {
  584. irq_set_chip_and_handler_name(irq + i, &xen_pirq_chip, handle_edge_irq, name);
  585. ret = xen_irq_info_pirq_setup(irq + i, 0, pirq + i, 0, domid,
  586. i == 0 ? 0 : PIRQ_MSI_GROUP);
  587. if (ret < 0)
  588. goto error_irq;
  589. }
  590. ret = irq_set_msi_desc(irq, msidesc);
  591. if (ret < 0)
  592. goto error_irq;
  593. out:
  594. mutex_unlock(&irq_mapping_update_lock);
  595. return irq;
  596. error_irq:
  597. while (nvec--)
  598. __unbind_from_irq(irq + nvec);
  599. mutex_unlock(&irq_mapping_update_lock);
  600. return ret;
  601. }
  602. #endif
  603. int xen_destroy_irq(int irq)
  604. {
  605. struct physdev_unmap_pirq unmap_irq;
  606. struct irq_info *info = info_for_irq(irq);
  607. int rc = -ENOENT;
  608. mutex_lock(&irq_mapping_update_lock);
  609. /*
  610. * If trying to remove a vector in a MSI group different
  611. * than the first one skip the PIRQ unmap unless this vector
  612. * is the first one in the group.
  613. */
  614. if (xen_initial_domain() && !(info->u.pirq.flags & PIRQ_MSI_GROUP)) {
  615. unmap_irq.pirq = info->u.pirq.pirq;
  616. unmap_irq.domid = info->u.pirq.domid;
  617. rc = HYPERVISOR_physdev_op(PHYSDEVOP_unmap_pirq, &unmap_irq);
  618. /* If another domain quits without making the pci_disable_msix
  619. * call, the Xen hypervisor takes care of freeing the PIRQs
  620. * (free_domain_pirqs).
  621. */
  622. if ((rc == -ESRCH && info->u.pirq.domid != DOMID_SELF))
  623. pr_info("domain %d does not have %d anymore\n",
  624. info->u.pirq.domid, info->u.pirq.pirq);
  625. else if (rc) {
  626. pr_warn("unmap irq failed %d\n", rc);
  627. goto out;
  628. }
  629. }
  630. xen_free_irq(irq);
  631. out:
  632. mutex_unlock(&irq_mapping_update_lock);
  633. return rc;
  634. }
  635. int xen_irq_from_pirq(unsigned pirq)
  636. {
  637. int irq;
  638. struct irq_info *info;
  639. mutex_lock(&irq_mapping_update_lock);
  640. list_for_each_entry(info, &xen_irq_list_head, list) {
  641. if (info->type != IRQT_PIRQ)
  642. continue;
  643. irq = info->irq;
  644. if (info->u.pirq.pirq == pirq)
  645. goto out;
  646. }
  647. irq = -1;
  648. out:
  649. mutex_unlock(&irq_mapping_update_lock);
  650. return irq;
  651. }
  652. int xen_pirq_from_irq(unsigned irq)
  653. {
  654. return pirq_from_irq(irq);
  655. }
  656. EXPORT_SYMBOL_GPL(xen_pirq_from_irq);
  657. int bind_evtchn_to_irq(unsigned int evtchn)
  658. {
  659. int irq;
  660. int ret;
  661. if (evtchn >= xen_evtchn_max_channels())
  662. return -ENOMEM;
  663. mutex_lock(&irq_mapping_update_lock);
  664. irq = get_evtchn_to_irq(evtchn);
  665. if (irq == -1) {
  666. irq = xen_allocate_irq_dynamic();
  667. if (irq < 0)
  668. goto out;
  669. irq_set_chip_and_handler_name(irq, &xen_dynamic_chip,
  670. handle_edge_irq, "event");
  671. ret = xen_irq_info_evtchn_setup(irq, evtchn);
  672. if (ret < 0) {
  673. __unbind_from_irq(irq);
  674. irq = ret;
  675. goto out;
  676. }
  677. /* New interdomain events are bound to VCPU 0. */
  678. bind_evtchn_to_cpu(evtchn, 0);
  679. } else {
  680. struct irq_info *info = info_for_irq(irq);
  681. WARN_ON(info == NULL || info->type != IRQT_EVTCHN);
  682. }
  683. out:
  684. mutex_unlock(&irq_mapping_update_lock);
  685. return irq;
  686. }
  687. EXPORT_SYMBOL_GPL(bind_evtchn_to_irq);
  688. static int bind_ipi_to_irq(unsigned int ipi, unsigned int cpu)
  689. {
  690. struct evtchn_bind_ipi bind_ipi;
  691. int evtchn, irq;
  692. int ret;
  693. mutex_lock(&irq_mapping_update_lock);
  694. irq = per_cpu(ipi_to_irq, cpu)[ipi];
  695. if (irq == -1) {
  696. irq = xen_allocate_irq_dynamic();
  697. if (irq < 0)
  698. goto out;
  699. irq_set_chip_and_handler_name(irq, &xen_percpu_chip,
  700. handle_percpu_irq, "ipi");
  701. bind_ipi.vcpu = xen_vcpu_nr(cpu);
  702. if (HYPERVISOR_event_channel_op(EVTCHNOP_bind_ipi,
  703. &bind_ipi) != 0)
  704. BUG();
  705. evtchn = bind_ipi.port;
  706. ret = xen_irq_info_ipi_setup(cpu, irq, evtchn, ipi);
  707. if (ret < 0) {
  708. __unbind_from_irq(irq);
  709. irq = ret;
  710. goto out;
  711. }
  712. bind_evtchn_to_cpu(evtchn, cpu);
  713. } else {
  714. struct irq_info *info = info_for_irq(irq);
  715. WARN_ON(info == NULL || info->type != IRQT_IPI);
  716. }
  717. out:
  718. mutex_unlock(&irq_mapping_update_lock);
  719. return irq;
  720. }
  721. int bind_interdomain_evtchn_to_irq(unsigned int remote_domain,
  722. unsigned int remote_port)
  723. {
  724. struct evtchn_bind_interdomain bind_interdomain;
  725. int err;
  726. bind_interdomain.remote_dom = remote_domain;
  727. bind_interdomain.remote_port = remote_port;
  728. err = HYPERVISOR_event_channel_op(EVTCHNOP_bind_interdomain,
  729. &bind_interdomain);
  730. return err ? : bind_evtchn_to_irq(bind_interdomain.local_port);
  731. }
  732. EXPORT_SYMBOL_GPL(bind_interdomain_evtchn_to_irq);
  733. static int find_virq(unsigned int virq, unsigned int cpu)
  734. {
  735. struct evtchn_status status;
  736. int port, rc = -ENOENT;
  737. memset(&status, 0, sizeof(status));
  738. for (port = 0; port < xen_evtchn_max_channels(); port++) {
  739. status.dom = DOMID_SELF;
  740. status.port = port;
  741. rc = HYPERVISOR_event_channel_op(EVTCHNOP_status, &status);
  742. if (rc < 0)
  743. continue;
  744. if (status.status != EVTCHNSTAT_virq)
  745. continue;
  746. if (status.u.virq == virq && status.vcpu == xen_vcpu_nr(cpu)) {
  747. rc = port;
  748. break;
  749. }
  750. }
  751. return rc;
  752. }
  753. /**
  754. * xen_evtchn_nr_channels - number of usable event channel ports
  755. *
  756. * This may be less than the maximum supported by the current
  757. * hypervisor ABI. Use xen_evtchn_max_channels() for the maximum
  758. * supported.
  759. */
  760. unsigned xen_evtchn_nr_channels(void)
  761. {
  762. return evtchn_ops->nr_channels();
  763. }
  764. EXPORT_SYMBOL_GPL(xen_evtchn_nr_channels);
  765. int bind_virq_to_irq(unsigned int virq, unsigned int cpu, bool percpu)
  766. {
  767. struct evtchn_bind_virq bind_virq;
  768. int evtchn, irq, ret;
  769. mutex_lock(&irq_mapping_update_lock);
  770. irq = per_cpu(virq_to_irq, cpu)[virq];
  771. if (irq == -1) {
  772. irq = xen_allocate_irq_dynamic();
  773. if (irq < 0)
  774. goto out;
  775. if (percpu)
  776. irq_set_chip_and_handler_name(irq, &xen_percpu_chip,
  777. handle_percpu_irq, "virq");
  778. else
  779. irq_set_chip_and_handler_name(irq, &xen_dynamic_chip,
  780. handle_edge_irq, "virq");
  781. bind_virq.virq = virq;
  782. bind_virq.vcpu = xen_vcpu_nr(cpu);
  783. ret = HYPERVISOR_event_channel_op(EVTCHNOP_bind_virq,
  784. &bind_virq);
  785. if (ret == 0)
  786. evtchn = bind_virq.port;
  787. else {
  788. if (ret == -EEXIST)
  789. ret = find_virq(virq, cpu);
  790. BUG_ON(ret < 0);
  791. evtchn = ret;
  792. }
  793. ret = xen_irq_info_virq_setup(cpu, irq, evtchn, virq);
  794. if (ret < 0) {
  795. __unbind_from_irq(irq);
  796. irq = ret;
  797. goto out;
  798. }
  799. bind_evtchn_to_cpu(evtchn, cpu);
  800. } else {
  801. struct irq_info *info = info_for_irq(irq);
  802. WARN_ON(info == NULL || info->type != IRQT_VIRQ);
  803. }
  804. out:
  805. mutex_unlock(&irq_mapping_update_lock);
  806. return irq;
  807. }
  808. static void unbind_from_irq(unsigned int irq)
  809. {
  810. mutex_lock(&irq_mapping_update_lock);
  811. __unbind_from_irq(irq);
  812. mutex_unlock(&irq_mapping_update_lock);
  813. }
  814. int bind_evtchn_to_irqhandler(unsigned int evtchn,
  815. irq_handler_t handler,
  816. unsigned long irqflags,
  817. const char *devname, void *dev_id)
  818. {
  819. int irq, retval;
  820. irq = bind_evtchn_to_irq(evtchn);
  821. if (irq < 0)
  822. return irq;
  823. retval = request_irq(irq, handler, irqflags, devname, dev_id);
  824. if (retval != 0) {
  825. unbind_from_irq(irq);
  826. return retval;
  827. }
  828. return irq;
  829. }
  830. EXPORT_SYMBOL_GPL(bind_evtchn_to_irqhandler);
  831. int bind_interdomain_evtchn_to_irqhandler(unsigned int remote_domain,
  832. unsigned int remote_port,
  833. irq_handler_t handler,
  834. unsigned long irqflags,
  835. const char *devname,
  836. void *dev_id)
  837. {
  838. int irq, retval;
  839. irq = bind_interdomain_evtchn_to_irq(remote_domain, remote_port);
  840. if (irq < 0)
  841. return irq;
  842. retval = request_irq(irq, handler, irqflags, devname, dev_id);
  843. if (retval != 0) {
  844. unbind_from_irq(irq);
  845. return retval;
  846. }
  847. return irq;
  848. }
  849. EXPORT_SYMBOL_GPL(bind_interdomain_evtchn_to_irqhandler);
  850. int bind_virq_to_irqhandler(unsigned int virq, unsigned int cpu,
  851. irq_handler_t handler,
  852. unsigned long irqflags, const char *devname, void *dev_id)
  853. {
  854. int irq, retval;
  855. irq = bind_virq_to_irq(virq, cpu, irqflags & IRQF_PERCPU);
  856. if (irq < 0)
  857. return irq;
  858. retval = request_irq(irq, handler, irqflags, devname, dev_id);
  859. if (retval != 0) {
  860. unbind_from_irq(irq);
  861. return retval;
  862. }
  863. return irq;
  864. }
  865. EXPORT_SYMBOL_GPL(bind_virq_to_irqhandler);
  866. int bind_ipi_to_irqhandler(enum ipi_vector ipi,
  867. unsigned int cpu,
  868. irq_handler_t handler,
  869. unsigned long irqflags,
  870. const char *devname,
  871. void *dev_id)
  872. {
  873. int irq, retval;
  874. irq = bind_ipi_to_irq(ipi, cpu);
  875. if (irq < 0)
  876. return irq;
  877. irqflags |= IRQF_NO_SUSPEND | IRQF_FORCE_RESUME | IRQF_EARLY_RESUME;
  878. retval = request_irq(irq, handler, irqflags, devname, dev_id);
  879. if (retval != 0) {
  880. unbind_from_irq(irq);
  881. return retval;
  882. }
  883. return irq;
  884. }
  885. void unbind_from_irqhandler(unsigned int irq, void *dev_id)
  886. {
  887. struct irq_info *info = irq_get_handler_data(irq);
  888. if (WARN_ON(!info))
  889. return;
  890. free_irq(irq, dev_id);
  891. unbind_from_irq(irq);
  892. }
  893. EXPORT_SYMBOL_GPL(unbind_from_irqhandler);
  894. /**
  895. * xen_set_irq_priority() - set an event channel priority.
  896. * @irq:irq bound to an event channel.
  897. * @priority: priority between XEN_IRQ_PRIORITY_MAX and XEN_IRQ_PRIORITY_MIN.
  898. */
  899. int xen_set_irq_priority(unsigned irq, unsigned priority)
  900. {
  901. struct evtchn_set_priority set_priority;
  902. set_priority.port = evtchn_from_irq(irq);
  903. set_priority.priority = priority;
  904. return HYPERVISOR_event_channel_op(EVTCHNOP_set_priority,
  905. &set_priority);
  906. }
  907. EXPORT_SYMBOL_GPL(xen_set_irq_priority);
  908. int evtchn_make_refcounted(unsigned int evtchn)
  909. {
  910. int irq = get_evtchn_to_irq(evtchn);
  911. struct irq_info *info;
  912. if (irq == -1)
  913. return -ENOENT;
  914. info = irq_get_handler_data(irq);
  915. if (!info)
  916. return -ENOENT;
  917. WARN_ON(info->refcnt != -1);
  918. info->refcnt = 1;
  919. return 0;
  920. }
  921. EXPORT_SYMBOL_GPL(evtchn_make_refcounted);
  922. int evtchn_get(unsigned int evtchn)
  923. {
  924. int irq;
  925. struct irq_info *info;
  926. int err = -ENOENT;
  927. if (evtchn >= xen_evtchn_max_channels())
  928. return -EINVAL;
  929. mutex_lock(&irq_mapping_update_lock);
  930. irq = get_evtchn_to_irq(evtchn);
  931. if (irq == -1)
  932. goto done;
  933. info = irq_get_handler_data(irq);
  934. if (!info)
  935. goto done;
  936. err = -EINVAL;
  937. if (info->refcnt <= 0)
  938. goto done;
  939. info->refcnt++;
  940. err = 0;
  941. done:
  942. mutex_unlock(&irq_mapping_update_lock);
  943. return err;
  944. }
  945. EXPORT_SYMBOL_GPL(evtchn_get);
  946. void evtchn_put(unsigned int evtchn)
  947. {
  948. int irq = get_evtchn_to_irq(evtchn);
  949. if (WARN_ON(irq == -1))
  950. return;
  951. unbind_from_irq(irq);
  952. }
  953. EXPORT_SYMBOL_GPL(evtchn_put);
  954. void xen_send_IPI_one(unsigned int cpu, enum ipi_vector vector)
  955. {
  956. int irq;
  957. #ifdef CONFIG_X86
  958. if (unlikely(vector == XEN_NMI_VECTOR)) {
  959. int rc = HYPERVISOR_vcpu_op(VCPUOP_send_nmi, xen_vcpu_nr(cpu),
  960. NULL);
  961. if (rc < 0)
  962. printk(KERN_WARNING "Sending nmi to CPU%d failed (rc:%d)\n", cpu, rc);
  963. return;
  964. }
  965. #endif
  966. irq = per_cpu(ipi_to_irq, cpu)[vector];
  967. BUG_ON(irq < 0);
  968. notify_remote_via_irq(irq);
  969. }
  970. static DEFINE_PER_CPU(unsigned, xed_nesting_count);
  971. static void __xen_evtchn_do_upcall(void)
  972. {
  973. struct vcpu_info *vcpu_info = __this_cpu_read(xen_vcpu);
  974. int cpu = get_cpu();
  975. unsigned count;
  976. do {
  977. vcpu_info->evtchn_upcall_pending = 0;
  978. if (__this_cpu_inc_return(xed_nesting_count) - 1)
  979. goto out;
  980. xen_evtchn_handle_events(cpu);
  981. BUG_ON(!irqs_disabled());
  982. count = __this_cpu_read(xed_nesting_count);
  983. __this_cpu_write(xed_nesting_count, 0);
  984. } while (count != 1 || vcpu_info->evtchn_upcall_pending);
  985. out:
  986. put_cpu();
  987. }
  988. void xen_evtchn_do_upcall(struct pt_regs *regs)
  989. {
  990. struct pt_regs *old_regs = set_irq_regs(regs);
  991. irq_enter();
  992. #ifdef CONFIG_X86
  993. inc_irq_stat(irq_hv_callback_count);
  994. #endif
  995. __xen_evtchn_do_upcall();
  996. irq_exit();
  997. set_irq_regs(old_regs);
  998. }
  999. void xen_hvm_evtchn_do_upcall(void)
  1000. {
  1001. __xen_evtchn_do_upcall();
  1002. }
  1003. EXPORT_SYMBOL_GPL(xen_hvm_evtchn_do_upcall);
  1004. /* Rebind a new event channel to an existing irq. */
  1005. void rebind_evtchn_irq(int evtchn, int irq)
  1006. {
  1007. struct irq_info *info = info_for_irq(irq);
  1008. if (WARN_ON(!info))
  1009. return;
  1010. /* Make sure the irq is masked, since the new event channel
  1011. will also be masked. */
  1012. disable_irq(irq);
  1013. mutex_lock(&irq_mapping_update_lock);
  1014. /* After resume the irq<->evtchn mappings are all cleared out */
  1015. BUG_ON(get_evtchn_to_irq(evtchn) != -1);
  1016. /* Expect irq to have been bound before,
  1017. so there should be a proper type */
  1018. BUG_ON(info->type == IRQT_UNBOUND);
  1019. (void)xen_irq_info_evtchn_setup(irq, evtchn);
  1020. mutex_unlock(&irq_mapping_update_lock);
  1021. bind_evtchn_to_cpu(evtchn, info->cpu);
  1022. /* This will be deferred until interrupt is processed */
  1023. irq_set_affinity(irq, cpumask_of(info->cpu));
  1024. /* Unmask the event channel. */
  1025. enable_irq(irq);
  1026. }
  1027. /* Rebind an evtchn so that it gets delivered to a specific cpu */
  1028. static int xen_rebind_evtchn_to_cpu(int evtchn, unsigned int tcpu)
  1029. {
  1030. struct evtchn_bind_vcpu bind_vcpu;
  1031. int masked;
  1032. if (!VALID_EVTCHN(evtchn))
  1033. return -1;
  1034. if (!xen_support_evtchn_rebind())
  1035. return -1;
  1036. /* Send future instances of this interrupt to other vcpu. */
  1037. bind_vcpu.port = evtchn;
  1038. bind_vcpu.vcpu = xen_vcpu_nr(tcpu);
  1039. /*
  1040. * Mask the event while changing the VCPU binding to prevent
  1041. * it being delivered on an unexpected VCPU.
  1042. */
  1043. masked = test_and_set_mask(evtchn);
  1044. /*
  1045. * If this fails, it usually just indicates that we're dealing with a
  1046. * virq or IPI channel, which don't actually need to be rebound. Ignore
  1047. * it, but don't do the xenlinux-level rebind in that case.
  1048. */
  1049. if (HYPERVISOR_event_channel_op(EVTCHNOP_bind_vcpu, &bind_vcpu) >= 0)
  1050. bind_evtchn_to_cpu(evtchn, tcpu);
  1051. if (!masked)
  1052. unmask_evtchn(evtchn);
  1053. return 0;
  1054. }
  1055. static int set_affinity_irq(struct irq_data *data, const struct cpumask *dest,
  1056. bool force)
  1057. {
  1058. unsigned tcpu = cpumask_first_and(dest, cpu_online_mask);
  1059. int ret = xen_rebind_evtchn_to_cpu(evtchn_from_irq(data->irq), tcpu);
  1060. if (!ret)
  1061. irq_data_update_effective_affinity(data, cpumask_of(tcpu));
  1062. return ret;
  1063. }
  1064. /* To be called with desc->lock held. */
  1065. int xen_set_affinity_evtchn(struct irq_desc *desc, unsigned int tcpu)
  1066. {
  1067. struct irq_data *d = irq_desc_get_irq_data(desc);
  1068. return set_affinity_irq(d, cpumask_of(tcpu), false);
  1069. }
  1070. EXPORT_SYMBOL_GPL(xen_set_affinity_evtchn);
  1071. static void enable_dynirq(struct irq_data *data)
  1072. {
  1073. int evtchn = evtchn_from_irq(data->irq);
  1074. if (VALID_EVTCHN(evtchn))
  1075. unmask_evtchn(evtchn);
  1076. }
  1077. static void disable_dynirq(struct irq_data *data)
  1078. {
  1079. int evtchn = evtchn_from_irq(data->irq);
  1080. if (VALID_EVTCHN(evtchn))
  1081. mask_evtchn(evtchn);
  1082. }
  1083. static void ack_dynirq(struct irq_data *data)
  1084. {
  1085. int evtchn = evtchn_from_irq(data->irq);
  1086. if (!VALID_EVTCHN(evtchn))
  1087. return;
  1088. if (unlikely(irqd_is_setaffinity_pending(data)) &&
  1089. likely(!irqd_irq_disabled(data))) {
  1090. int masked = test_and_set_mask(evtchn);
  1091. clear_evtchn(evtchn);
  1092. irq_move_masked_irq(data);
  1093. if (!masked)
  1094. unmask_evtchn(evtchn);
  1095. } else
  1096. clear_evtchn(evtchn);
  1097. }
  1098. static void mask_ack_dynirq(struct irq_data *data)
  1099. {
  1100. disable_dynirq(data);
  1101. ack_dynirq(data);
  1102. }
  1103. static int retrigger_dynirq(struct irq_data *data)
  1104. {
  1105. unsigned int evtchn = evtchn_from_irq(data->irq);
  1106. int masked;
  1107. if (!VALID_EVTCHN(evtchn))
  1108. return 0;
  1109. masked = test_and_set_mask(evtchn);
  1110. set_evtchn(evtchn);
  1111. if (!masked)
  1112. unmask_evtchn(evtchn);
  1113. return 1;
  1114. }
  1115. static void restore_pirqs(void)
  1116. {
  1117. int pirq, rc, irq, gsi;
  1118. struct physdev_map_pirq map_irq;
  1119. struct irq_info *info;
  1120. list_for_each_entry(info, &xen_irq_list_head, list) {
  1121. if (info->type != IRQT_PIRQ)
  1122. continue;
  1123. pirq = info->u.pirq.pirq;
  1124. gsi = info->u.pirq.gsi;
  1125. irq = info->irq;
  1126. /* save/restore of PT devices doesn't work, so at this point the
  1127. * only devices present are GSI based emulated devices */
  1128. if (!gsi)
  1129. continue;
  1130. map_irq.domid = DOMID_SELF;
  1131. map_irq.type = MAP_PIRQ_TYPE_GSI;
  1132. map_irq.index = gsi;
  1133. map_irq.pirq = pirq;
  1134. rc = HYPERVISOR_physdev_op(PHYSDEVOP_map_pirq, &map_irq);
  1135. if (rc) {
  1136. pr_warn("xen map irq failed gsi=%d irq=%d pirq=%d rc=%d\n",
  1137. gsi, irq, pirq, rc);
  1138. xen_free_irq(irq);
  1139. continue;
  1140. }
  1141. printk(KERN_DEBUG "xen: --> irq=%d, pirq=%d\n", irq, map_irq.pirq);
  1142. __startup_pirq(irq);
  1143. }
  1144. }
  1145. static void restore_cpu_virqs(unsigned int cpu)
  1146. {
  1147. struct evtchn_bind_virq bind_virq;
  1148. int virq, irq, evtchn;
  1149. for (virq = 0; virq < NR_VIRQS; virq++) {
  1150. if ((irq = per_cpu(virq_to_irq, cpu)[virq]) == -1)
  1151. continue;
  1152. BUG_ON(virq_from_irq(irq) != virq);
  1153. /* Get a new binding from Xen. */
  1154. bind_virq.virq = virq;
  1155. bind_virq.vcpu = xen_vcpu_nr(cpu);
  1156. if (HYPERVISOR_event_channel_op(EVTCHNOP_bind_virq,
  1157. &bind_virq) != 0)
  1158. BUG();
  1159. evtchn = bind_virq.port;
  1160. /* Record the new mapping. */
  1161. (void)xen_irq_info_virq_setup(cpu, irq, evtchn, virq);
  1162. bind_evtchn_to_cpu(evtchn, cpu);
  1163. }
  1164. }
  1165. static void restore_cpu_ipis(unsigned int cpu)
  1166. {
  1167. struct evtchn_bind_ipi bind_ipi;
  1168. int ipi, irq, evtchn;
  1169. for (ipi = 0; ipi < XEN_NR_IPIS; ipi++) {
  1170. if ((irq = per_cpu(ipi_to_irq, cpu)[ipi]) == -1)
  1171. continue;
  1172. BUG_ON(ipi_from_irq(irq) != ipi);
  1173. /* Get a new binding from Xen. */
  1174. bind_ipi.vcpu = xen_vcpu_nr(cpu);
  1175. if (HYPERVISOR_event_channel_op(EVTCHNOP_bind_ipi,
  1176. &bind_ipi) != 0)
  1177. BUG();
  1178. evtchn = bind_ipi.port;
  1179. /* Record the new mapping. */
  1180. (void)xen_irq_info_ipi_setup(cpu, irq, evtchn, ipi);
  1181. bind_evtchn_to_cpu(evtchn, cpu);
  1182. }
  1183. }
  1184. /* Clear an irq's pending state, in preparation for polling on it */
  1185. void xen_clear_irq_pending(int irq)
  1186. {
  1187. int evtchn = evtchn_from_irq(irq);
  1188. if (VALID_EVTCHN(evtchn))
  1189. clear_evtchn(evtchn);
  1190. }
  1191. EXPORT_SYMBOL(xen_clear_irq_pending);
  1192. void xen_set_irq_pending(int irq)
  1193. {
  1194. int evtchn = evtchn_from_irq(irq);
  1195. if (VALID_EVTCHN(evtchn))
  1196. set_evtchn(evtchn);
  1197. }
  1198. bool xen_test_irq_pending(int irq)
  1199. {
  1200. int evtchn = evtchn_from_irq(irq);
  1201. bool ret = false;
  1202. if (VALID_EVTCHN(evtchn))
  1203. ret = test_evtchn(evtchn);
  1204. return ret;
  1205. }
  1206. /* Poll waiting for an irq to become pending with timeout. In the usual case,
  1207. * the irq will be disabled so it won't deliver an interrupt. */
  1208. void xen_poll_irq_timeout(int irq, u64 timeout)
  1209. {
  1210. evtchn_port_t evtchn = evtchn_from_irq(irq);
  1211. if (VALID_EVTCHN(evtchn)) {
  1212. struct sched_poll poll;
  1213. poll.nr_ports = 1;
  1214. poll.timeout = timeout;
  1215. set_xen_guest_handle(poll.ports, &evtchn);
  1216. if (HYPERVISOR_sched_op(SCHEDOP_poll, &poll) != 0)
  1217. BUG();
  1218. }
  1219. }
  1220. EXPORT_SYMBOL(xen_poll_irq_timeout);
  1221. /* Poll waiting for an irq to become pending. In the usual case, the
  1222. * irq will be disabled so it won't deliver an interrupt. */
  1223. void xen_poll_irq(int irq)
  1224. {
  1225. xen_poll_irq_timeout(irq, 0 /* no timeout */);
  1226. }
  1227. /* Check whether the IRQ line is shared with other guests. */
  1228. int xen_test_irq_shared(int irq)
  1229. {
  1230. struct irq_info *info = info_for_irq(irq);
  1231. struct physdev_irq_status_query irq_status;
  1232. if (WARN_ON(!info))
  1233. return -ENOENT;
  1234. irq_status.irq = info->u.pirq.pirq;
  1235. if (HYPERVISOR_physdev_op(PHYSDEVOP_irq_status_query, &irq_status))
  1236. return 0;
  1237. return !(irq_status.flags & XENIRQSTAT_shared);
  1238. }
  1239. EXPORT_SYMBOL_GPL(xen_test_irq_shared);
  1240. void xen_irq_resume(void)
  1241. {
  1242. unsigned int cpu;
  1243. struct irq_info *info;
  1244. /* New event-channel space is not 'live' yet. */
  1245. xen_evtchn_resume();
  1246. /* No IRQ <-> event-channel mappings. */
  1247. list_for_each_entry(info, &xen_irq_list_head, list)
  1248. info->evtchn = 0; /* zap event-channel binding */
  1249. clear_evtchn_to_irq_all();
  1250. for_each_possible_cpu(cpu) {
  1251. restore_cpu_virqs(cpu);
  1252. restore_cpu_ipis(cpu);
  1253. }
  1254. restore_pirqs();
  1255. }
  1256. static struct irq_chip xen_dynamic_chip __read_mostly = {
  1257. .name = "xen-dyn",
  1258. .irq_disable = disable_dynirq,
  1259. .irq_mask = disable_dynirq,
  1260. .irq_unmask = enable_dynirq,
  1261. .irq_ack = ack_dynirq,
  1262. .irq_mask_ack = mask_ack_dynirq,
  1263. .irq_set_affinity = set_affinity_irq,
  1264. .irq_retrigger = retrigger_dynirq,
  1265. };
  1266. static struct irq_chip xen_pirq_chip __read_mostly = {
  1267. .name = "xen-pirq",
  1268. .irq_startup = startup_pirq,
  1269. .irq_shutdown = shutdown_pirq,
  1270. .irq_enable = enable_pirq,
  1271. .irq_disable = disable_pirq,
  1272. .irq_mask = disable_dynirq,
  1273. .irq_unmask = enable_dynirq,
  1274. .irq_ack = eoi_pirq,
  1275. .irq_eoi = eoi_pirq,
  1276. .irq_mask_ack = mask_ack_pirq,
  1277. .irq_set_affinity = set_affinity_irq,
  1278. .irq_retrigger = retrigger_dynirq,
  1279. };
  1280. static struct irq_chip xen_percpu_chip __read_mostly = {
  1281. .name = "xen-percpu",
  1282. .irq_disable = disable_dynirq,
  1283. .irq_mask = disable_dynirq,
  1284. .irq_unmask = enable_dynirq,
  1285. .irq_ack = ack_dynirq,
  1286. };
  1287. int xen_set_callback_via(uint64_t via)
  1288. {
  1289. struct xen_hvm_param a;
  1290. a.domid = DOMID_SELF;
  1291. a.index = HVM_PARAM_CALLBACK_IRQ;
  1292. a.value = via;
  1293. return HYPERVISOR_hvm_op(HVMOP_set_param, &a);
  1294. }
  1295. EXPORT_SYMBOL_GPL(xen_set_callback_via);
  1296. #ifdef CONFIG_XEN_PVHVM
  1297. /* Vector callbacks are better than PCI interrupts to receive event
  1298. * channel notifications because we can receive vector callbacks on any
  1299. * vcpu and we don't need PCI support or APIC interactions. */
  1300. void xen_callback_vector(void)
  1301. {
  1302. int rc;
  1303. uint64_t callback_via;
  1304. if (xen_have_vector_callback) {
  1305. callback_via = HVM_CALLBACK_VECTOR(HYPERVISOR_CALLBACK_VECTOR);
  1306. rc = xen_set_callback_via(callback_via);
  1307. if (rc) {
  1308. pr_err("Request for Xen HVM callback vector failed\n");
  1309. xen_have_vector_callback = 0;
  1310. return;
  1311. }
  1312. pr_info_once("Xen HVM callback vector for event delivery is enabled\n");
  1313. alloc_intr_gate(HYPERVISOR_CALLBACK_VECTOR,
  1314. xen_hvm_callback_vector);
  1315. }
  1316. }
  1317. #else
  1318. void xen_callback_vector(void) {}
  1319. #endif
  1320. #undef MODULE_PARAM_PREFIX
  1321. #define MODULE_PARAM_PREFIX "xen."
  1322. static bool fifo_events = true;
  1323. module_param(fifo_events, bool, 0);
  1324. void __init xen_init_IRQ(void)
  1325. {
  1326. int ret = -EINVAL;
  1327. unsigned int evtchn;
  1328. if (fifo_events)
  1329. ret = xen_evtchn_fifo_init();
  1330. if (ret < 0)
  1331. xen_evtchn_2l_init();
  1332. evtchn_to_irq = kcalloc(EVTCHN_ROW(xen_evtchn_max_channels()),
  1333. sizeof(*evtchn_to_irq), GFP_KERNEL);
  1334. BUG_ON(!evtchn_to_irq);
  1335. /* No event channels are 'live' right now. */
  1336. for (evtchn = 0; evtchn < xen_evtchn_nr_channels(); evtchn++)
  1337. mask_evtchn(evtchn);
  1338. pirq_needs_eoi = pirq_needs_eoi_flag;
  1339. #ifdef CONFIG_X86
  1340. if (xen_pv_domain()) {
  1341. irq_ctx_init(smp_processor_id());
  1342. if (xen_initial_domain())
  1343. pci_xen_initial_domain();
  1344. }
  1345. if (xen_feature(XENFEAT_hvm_callback_vector))
  1346. xen_callback_vector();
  1347. if (xen_hvm_domain()) {
  1348. native_init_IRQ();
  1349. /* pci_xen_hvm_init must be called after native_init_IRQ so that
  1350. * __acpi_register_gsi can point at the right function */
  1351. pci_xen_hvm_init();
  1352. } else {
  1353. int rc;
  1354. struct physdev_pirq_eoi_gmfn eoi_gmfn;
  1355. pirq_eoi_map = (void *)__get_free_page(GFP_KERNEL|__GFP_ZERO);
  1356. eoi_gmfn.gmfn = virt_to_gfn(pirq_eoi_map);
  1357. rc = HYPERVISOR_physdev_op(PHYSDEVOP_pirq_eoi_gmfn_v2, &eoi_gmfn);
  1358. if (rc != 0) {
  1359. free_page((unsigned long) pirq_eoi_map);
  1360. pirq_eoi_map = NULL;
  1361. } else
  1362. pirq_needs_eoi = pirq_check_eoi_map;
  1363. }
  1364. #endif
  1365. }