Kconfig 2.9 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106
  1. #
  2. # Performance Monitor Drivers
  3. #
  4. menu "Performance monitor support"
  5. depends on PERF_EVENTS
  6. config ARM_CCI_PMU
  7. tristate "ARM CCI PMU driver"
  8. depends on (ARM && CPU_V7) || ARM64
  9. select ARM_CCI
  10. help
  11. Support for PMU events monitoring on the ARM CCI (Cache Coherent
  12. Interconnect) family of products.
  13. If compiled as a module, it will be called arm-cci.
  14. config ARM_CCI400_PMU
  15. bool "support CCI-400"
  16. default y
  17. depends on ARM_CCI_PMU
  18. select ARM_CCI400_COMMON
  19. help
  20. CCI-400 provides 4 independent event counters counting events related
  21. to the connected slave/master interfaces, plus a cycle counter.
  22. config ARM_CCI5xx_PMU
  23. bool "support CCI-500/CCI-550"
  24. default y
  25. depends on ARM_CCI_PMU
  26. help
  27. CCI-500/CCI-550 both provide 8 independent event counters, which can
  28. count events pertaining to the slave/master interfaces as well as the
  29. internal events to the CCI.
  30. config ARM_CCN
  31. tristate "ARM CCN driver support"
  32. depends on ARM || ARM64
  33. help
  34. PMU (perf) driver supporting the ARM CCN (Cache Coherent Network)
  35. interconnect.
  36. config ARM_PMU
  37. depends on ARM || ARM64
  38. bool "ARM PMU framework"
  39. default y
  40. help
  41. Say y if you want to use CPU performance monitors on ARM-based
  42. systems.
  43. config ARM_PMU_ACPI
  44. depends on ARM_PMU && ACPI
  45. def_bool y
  46. config ARM_DSU_PMU
  47. tristate "ARM DynamIQ Shared Unit (DSU) PMU"
  48. depends on ARM64
  49. help
  50. Provides support for performance monitor unit in ARM DynamIQ Shared
  51. Unit (DSU). The DSU integrates one or more cores with an L3 memory
  52. system, control logic. The PMU allows counting various events related
  53. to DSU.
  54. config HISI_PMU
  55. bool "HiSilicon SoC PMU"
  56. depends on ARM64 && ACPI
  57. help
  58. Support for HiSilicon SoC uncore performance monitoring
  59. unit (PMU), such as: L3C, HHA and DDRC.
  60. config QCOM_L2_PMU
  61. bool "Qualcomm Technologies L2-cache PMU"
  62. depends on ARCH_QCOM && ARM64 && ACPI
  63. help
  64. Provides support for the L2 cache performance monitor unit (PMU)
  65. in Qualcomm Technologies processors.
  66. Adds the L2 cache PMU into the perf events subsystem for
  67. monitoring L2 cache events.
  68. config QCOM_L3_PMU
  69. bool "Qualcomm Technologies L3-cache PMU"
  70. depends on ARCH_QCOM && ARM64 && ACPI
  71. select QCOM_IRQ_COMBINER
  72. help
  73. Provides support for the L3 cache performance monitor unit (PMU)
  74. in Qualcomm Technologies processors.
  75. Adds the L3 cache PMU into the perf events subsystem for
  76. monitoring L3 cache events.
  77. config XGENE_PMU
  78. depends on ARCH_XGENE
  79. bool "APM X-Gene SoC PMU"
  80. default n
  81. help
  82. Say y if you want to use APM X-Gene SoC performance monitors.
  83. config ARM_SPE_PMU
  84. tristate "Enable support for the ARMv8.2 Statistical Profiling Extension"
  85. depends on ARM64
  86. help
  87. Enable perf support for the ARMv8.2 Statistical Profiling
  88. Extension, which provides periodic sampling of operations in
  89. the CPU pipeline and reports this via the perf AUX interface.
  90. endmenu