dm.h 2.5 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283
  1. /******************************************************************************
  2. *
  3. * Copyright(c) 2009-2012 Realtek Corporation.
  4. *
  5. * This program is free software; you can redistribute it and/or modify it
  6. * under the terms of version 2 of the GNU General Public License as
  7. * published by the Free Software Foundation.
  8. *
  9. * This program is distributed in the hope that it will be useful, but WITHOUT
  10. * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  11. * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
  12. * more details.
  13. *
  14. * The full GNU General Public License is included in this distribution in the
  15. * file called LICENSE.
  16. *
  17. * Contact Information:
  18. * wlanfae <wlanfae@realtek.com>
  19. * Realtek Corporation, No. 2, Innovation Road II, Hsinchu Science Park,
  20. * Hsinchu 300, Taiwan.
  21. *
  22. * Larry Finger <Larry.Finger@lwfinger.net>
  23. *
  24. *****************************************************************************/
  25. #ifndef __RTL92C_DM_H__
  26. #define __RTL92C_DM_H__
  27. #define HAL_DM_DIG_DISABLE BIT(0)
  28. #define HAL_DM_HIPWR_DISABLE BIT(1)
  29. #define OFDM_TABLE_LENGTH 37
  30. #define CCK_TABLE_LENGTH 33
  31. #define OFDM_TABLE_SIZE 37
  32. #define CCK_TABLE_SIZE 33
  33. #define BW_AUTO_SWITCH_HIGH_LOW 25
  34. #define BW_AUTO_SWITCH_LOW_HIGH 30
  35. #define DM_DIG_FA_UPPER 0x32
  36. #define DM_DIG_FA_LOWER 0x20
  37. #define DM_DIG_FA_TH0 0x20
  38. #define DM_DIG_FA_TH1 0x100
  39. #define DM_DIG_FA_TH2 0x200
  40. #define RXPATHSELECTION_SS_TH_lOW 30
  41. #define RXPATHSELECTION_DIFF_TH 18
  42. #define DM_RATR_STA_INIT 0
  43. #define DM_RATR_STA_HIGH 1
  44. #define DM_RATR_STA_MIDDLE 2
  45. #define DM_RATR_STA_LOW 3
  46. #define CTS2SELF_THVAL 30
  47. #define REGC38_TH 20
  48. #define WAIOTTHVal 25
  49. #define TXHIGHPWRLEVEL_NORMAL 0
  50. #define TXHIGHPWRLEVEL_LEVEL1 1
  51. #define TXHIGHPWRLEVEL_LEVEL2 2
  52. #define TXHIGHPWRLEVEL_BT1 3
  53. #define TXHIGHPWRLEVEL_BT2 4
  54. #define DM_TYPE_BYFW 0
  55. #define DM_TYPE_BYDRIVER 1
  56. #define TX_POWER_NEAR_FIELD_THRESH_LVL2 74
  57. #define TX_POWER_NEAR_FIELD_THRESH_LVL1 67
  58. void rtl92c_dm_init(struct ieee80211_hw *hw);
  59. void rtl92c_dm_watchdog(struct ieee80211_hw *hw);
  60. void rtl92c_dm_write_dig(struct ieee80211_hw *hw);
  61. void rtl92c_dm_init_edca_turbo(struct ieee80211_hw *hw);
  62. void rtl92c_dm_check_txpower_tracking(struct ieee80211_hw *hw);
  63. void rtl92c_dm_init_rate_adaptive_mask(struct ieee80211_hw *hw);
  64. void rtl92c_dm_rf_saving(struct ieee80211_hw *hw, u8 bforce_in_normal);
  65. void rtl92c_dm_bt_coexist(struct ieee80211_hw *hw);
  66. void rtl92ce_dm_dynamic_txpower(struct ieee80211_hw *hw);
  67. #endif