rtsx_pcr.h 4.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114
  1. /* Driver for Realtek PCI-Express card reader
  2. *
  3. * Copyright(c) 2009-2013 Realtek Semiconductor Corp. All rights reserved.
  4. *
  5. * This program is free software; you can redistribute it and/or modify it
  6. * under the terms of the GNU General Public License as published by the
  7. * Free Software Foundation; either version 2, or (at your option) any
  8. * later version.
  9. *
  10. * This program is distributed in the hope that it will be useful, but
  11. * WITHOUT ANY WARRANTY; without even the implied warranty of
  12. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
  13. * General Public License for more details.
  14. *
  15. * You should have received a copy of the GNU General Public License along
  16. * with this program; if not, see <http://www.gnu.org/licenses/>.
  17. *
  18. * Author:
  19. * Wei WANG <wei_wang@realsil.com.cn>
  20. */
  21. #ifndef __RTSX_PCR_H
  22. #define __RTSX_PCR_H
  23. #include <linux/rtsx_pci.h>
  24. #define MIN_DIV_N_PCR 80
  25. #define MAX_DIV_N_PCR 208
  26. #define RTS522A_PM_CTRL3 0xFF7E
  27. #define RTS524A_PME_FORCE_CTL 0xFF78
  28. #define RTS524A_PM_CTRL3 0xFF7E
  29. #define LTR_ACTIVE_LATENCY_DEF 0x883C
  30. #define LTR_IDLE_LATENCY_DEF 0x892C
  31. #define LTR_L1OFF_LATENCY_DEF 0x9003
  32. #define L1_SNOOZE_DELAY_DEF 1
  33. #define LTR_L1OFF_SSPWRGATE_5249_DEF 0xAF
  34. #define LTR_L1OFF_SSPWRGATE_5250_DEF 0xFF
  35. #define LTR_L1OFF_SNOOZE_SSPWRGATE_5249_DEF 0xAC
  36. #define LTR_L1OFF_SNOOZE_SSPWRGATE_5250_DEF 0xF8
  37. #define CMD_TIMEOUT_DEF 100
  38. #define ASPM_MASK_NEG 0xFC
  39. #define MASK_8_BIT_DEF 0xFF
  40. #define SSC_CLOCK_STABLE_WAIT 130
  41. int __rtsx_pci_write_phy_register(struct rtsx_pcr *pcr, u8 addr, u16 val);
  42. int __rtsx_pci_read_phy_register(struct rtsx_pcr *pcr, u8 addr, u16 *val);
  43. void rts5209_init_params(struct rtsx_pcr *pcr);
  44. void rts5229_init_params(struct rtsx_pcr *pcr);
  45. void rtl8411_init_params(struct rtsx_pcr *pcr);
  46. void rtl8402_init_params(struct rtsx_pcr *pcr);
  47. void rts5227_init_params(struct rtsx_pcr *pcr);
  48. void rts522a_init_params(struct rtsx_pcr *pcr);
  49. void rts5249_init_params(struct rtsx_pcr *pcr);
  50. void rts524a_init_params(struct rtsx_pcr *pcr);
  51. void rts525a_init_params(struct rtsx_pcr *pcr);
  52. void rtl8411b_init_params(struct rtsx_pcr *pcr);
  53. void rts5260_init_params(struct rtsx_pcr *pcr);
  54. static inline u8 map_sd_drive(int idx)
  55. {
  56. u8 sd_drive[4] = {
  57. 0x01, /* Type D */
  58. 0x02, /* Type C */
  59. 0x05, /* Type A */
  60. 0x03 /* Type B */
  61. };
  62. return sd_drive[idx];
  63. }
  64. #define rtsx_vendor_setting_valid(reg) (!((reg) & 0x1000000))
  65. #define rts5209_vendor_setting1_valid(reg) (!((reg) & 0x80))
  66. #define rts5209_vendor_setting2_valid(reg) ((reg) & 0x80)
  67. #define rtsx_reg_to_aspm(reg) (((reg) >> 28) & 0x03)
  68. #define rtsx_reg_to_sd30_drive_sel_1v8(reg) (((reg) >> 26) & 0x03)
  69. #define rtsx_reg_to_sd30_drive_sel_3v3(reg) (((reg) >> 5) & 0x03)
  70. #define rtsx_reg_to_card_drive_sel(reg) ((((reg) >> 25) & 0x01) << 6)
  71. #define rtsx_reg_check_reverse_socket(reg) ((reg) & 0x4000)
  72. #define rts5209_reg_to_aspm(reg) (((reg) >> 5) & 0x03)
  73. #define rts5209_reg_check_ms_pmos(reg) (!((reg) & 0x08))
  74. #define rts5209_reg_to_sd30_drive_sel_1v8(reg) (((reg) >> 3) & 0x07)
  75. #define rts5209_reg_to_sd30_drive_sel_3v3(reg) ((reg) & 0x07)
  76. #define rts5209_reg_to_card_drive_sel(reg) ((reg) >> 8)
  77. #define rtl8411_reg_to_sd30_drive_sel_3v3(reg) (((reg) >> 5) & 0x07)
  78. #define rtl8411b_reg_to_sd30_drive_sel_3v3(reg) ((reg) & 0x03)
  79. #define set_pull_ctrl_tables(pcr, __device) \
  80. do { \
  81. pcr->sd_pull_ctl_enable_tbl = __device##_sd_pull_ctl_enable_tbl; \
  82. pcr->sd_pull_ctl_disable_tbl = __device##_sd_pull_ctl_disable_tbl; \
  83. pcr->ms_pull_ctl_enable_tbl = __device##_ms_pull_ctl_enable_tbl; \
  84. pcr->ms_pull_ctl_disable_tbl = __device##_ms_pull_ctl_disable_tbl; \
  85. } while (0)
  86. /* generic operations */
  87. int rtsx_gops_pm_reset(struct rtsx_pcr *pcr);
  88. int rtsx_set_ltr_latency(struct rtsx_pcr *pcr, u32 latency);
  89. int rtsx_set_l1off_sub(struct rtsx_pcr *pcr, u8 val);
  90. void rtsx_pci_init_ocp(struct rtsx_pcr *pcr);
  91. void rtsx_pci_disable_ocp(struct rtsx_pcr *pcr);
  92. void rtsx_pci_enable_ocp(struct rtsx_pcr *pcr);
  93. int rtsx_pci_get_ocpstat(struct rtsx_pcr *pcr, u8 *val);
  94. void rtsx_pci_clear_ocpstat(struct rtsx_pcr *pcr);
  95. int rtsx_sd_power_off_card3v3(struct rtsx_pcr *pcr);
  96. int rtsx_ms_power_off_card3v3(struct rtsx_pcr *pcr);
  97. #endif