ad5380.c 14 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652
  1. /*
  2. * Analog devices AD5380, AD5381, AD5382, AD5383, AD5390, AD5391, AD5392
  3. * multi-channel Digital to Analog Converters driver
  4. *
  5. * Copyright 2011 Analog Devices Inc.
  6. *
  7. * Licensed under the GPL-2.
  8. */
  9. #include <linux/device.h>
  10. #include <linux/err.h>
  11. #include <linux/i2c.h>
  12. #include <linux/kernel.h>
  13. #include <linux/module.h>
  14. #include <linux/spi/spi.h>
  15. #include <linux/slab.h>
  16. #include <linux/sysfs.h>
  17. #include <linux/regmap.h>
  18. #include <linux/regulator/consumer.h>
  19. #include <linux/iio/iio.h>
  20. #include <linux/iio/sysfs.h>
  21. #define AD5380_REG_DATA(x) (((x) << 2) | 3)
  22. #define AD5380_REG_OFFSET(x) (((x) << 2) | 2)
  23. #define AD5380_REG_GAIN(x) (((x) << 2) | 1)
  24. #define AD5380_REG_SF_PWR_DOWN (8 << 2)
  25. #define AD5380_REG_SF_PWR_UP (9 << 2)
  26. #define AD5380_REG_SF_CTRL (12 << 2)
  27. #define AD5380_CTRL_PWR_DOWN_MODE_OFFSET 13
  28. #define AD5380_CTRL_INT_VREF_2V5 BIT(12)
  29. #define AD5380_CTRL_INT_VREF_EN BIT(10)
  30. /**
  31. * struct ad5380_chip_info - chip specific information
  32. * @channel_template: channel specification template
  33. * @num_channels: number of channels
  34. * @int_vref: internal vref in uV
  35. */
  36. struct ad5380_chip_info {
  37. struct iio_chan_spec channel_template;
  38. unsigned int num_channels;
  39. unsigned int int_vref;
  40. };
  41. /**
  42. * struct ad5380_state - driver instance specific data
  43. * @regmap: regmap instance used by the device
  44. * @chip_info: chip model specific constants, available modes etc
  45. * @vref_reg: vref supply regulator
  46. * @vref: actual reference voltage used in uA
  47. * @pwr_down: whether the chip is currently in power down mode
  48. */
  49. struct ad5380_state {
  50. struct regmap *regmap;
  51. const struct ad5380_chip_info *chip_info;
  52. struct regulator *vref_reg;
  53. int vref;
  54. bool pwr_down;
  55. };
  56. enum ad5380_type {
  57. ID_AD5380_3,
  58. ID_AD5380_5,
  59. ID_AD5381_3,
  60. ID_AD5381_5,
  61. ID_AD5382_3,
  62. ID_AD5382_5,
  63. ID_AD5383_3,
  64. ID_AD5383_5,
  65. ID_AD5390_3,
  66. ID_AD5390_5,
  67. ID_AD5391_3,
  68. ID_AD5391_5,
  69. ID_AD5392_3,
  70. ID_AD5392_5,
  71. };
  72. static ssize_t ad5380_read_dac_powerdown(struct iio_dev *indio_dev,
  73. uintptr_t private, const struct iio_chan_spec *chan, char *buf)
  74. {
  75. struct ad5380_state *st = iio_priv(indio_dev);
  76. return sprintf(buf, "%d\n", st->pwr_down);
  77. }
  78. static ssize_t ad5380_write_dac_powerdown(struct iio_dev *indio_dev,
  79. uintptr_t private, const struct iio_chan_spec *chan, const char *buf,
  80. size_t len)
  81. {
  82. struct ad5380_state *st = iio_priv(indio_dev);
  83. bool pwr_down;
  84. int ret;
  85. ret = strtobool(buf, &pwr_down);
  86. if (ret)
  87. return ret;
  88. mutex_lock(&indio_dev->mlock);
  89. if (pwr_down)
  90. ret = regmap_write(st->regmap, AD5380_REG_SF_PWR_DOWN, 0);
  91. else
  92. ret = regmap_write(st->regmap, AD5380_REG_SF_PWR_UP, 0);
  93. st->pwr_down = pwr_down;
  94. mutex_unlock(&indio_dev->mlock);
  95. return ret ? ret : len;
  96. }
  97. static const char * const ad5380_powerdown_modes[] = {
  98. "100kohm_to_gnd",
  99. "three_state",
  100. };
  101. static int ad5380_get_powerdown_mode(struct iio_dev *indio_dev,
  102. const struct iio_chan_spec *chan)
  103. {
  104. struct ad5380_state *st = iio_priv(indio_dev);
  105. unsigned int mode;
  106. int ret;
  107. ret = regmap_read(st->regmap, AD5380_REG_SF_CTRL, &mode);
  108. if (ret)
  109. return ret;
  110. mode = (mode >> AD5380_CTRL_PWR_DOWN_MODE_OFFSET) & 1;
  111. return mode;
  112. }
  113. static int ad5380_set_powerdown_mode(struct iio_dev *indio_dev,
  114. const struct iio_chan_spec *chan, unsigned int mode)
  115. {
  116. struct ad5380_state *st = iio_priv(indio_dev);
  117. int ret;
  118. ret = regmap_update_bits(st->regmap, AD5380_REG_SF_CTRL,
  119. 1 << AD5380_CTRL_PWR_DOWN_MODE_OFFSET,
  120. mode << AD5380_CTRL_PWR_DOWN_MODE_OFFSET);
  121. return ret;
  122. }
  123. static const struct iio_enum ad5380_powerdown_mode_enum = {
  124. .items = ad5380_powerdown_modes,
  125. .num_items = ARRAY_SIZE(ad5380_powerdown_modes),
  126. .get = ad5380_get_powerdown_mode,
  127. .set = ad5380_set_powerdown_mode,
  128. };
  129. static unsigned int ad5380_info_to_reg(struct iio_chan_spec const *chan,
  130. long info)
  131. {
  132. switch (info) {
  133. case IIO_CHAN_INFO_RAW:
  134. return AD5380_REG_DATA(chan->address);
  135. case IIO_CHAN_INFO_CALIBBIAS:
  136. return AD5380_REG_OFFSET(chan->address);
  137. case IIO_CHAN_INFO_CALIBSCALE:
  138. return AD5380_REG_GAIN(chan->address);
  139. default:
  140. break;
  141. }
  142. return 0;
  143. }
  144. static int ad5380_write_raw(struct iio_dev *indio_dev,
  145. struct iio_chan_spec const *chan, int val, int val2, long info)
  146. {
  147. const unsigned int max_val = (1 << chan->scan_type.realbits);
  148. struct ad5380_state *st = iio_priv(indio_dev);
  149. switch (info) {
  150. case IIO_CHAN_INFO_RAW:
  151. case IIO_CHAN_INFO_CALIBSCALE:
  152. if (val >= max_val || val < 0)
  153. return -EINVAL;
  154. return regmap_write(st->regmap,
  155. ad5380_info_to_reg(chan, info),
  156. val << chan->scan_type.shift);
  157. case IIO_CHAN_INFO_CALIBBIAS:
  158. val += (1 << chan->scan_type.realbits) / 2;
  159. if (val >= max_val || val < 0)
  160. return -EINVAL;
  161. return regmap_write(st->regmap,
  162. AD5380_REG_OFFSET(chan->address),
  163. val << chan->scan_type.shift);
  164. default:
  165. break;
  166. }
  167. return -EINVAL;
  168. }
  169. static int ad5380_read_raw(struct iio_dev *indio_dev,
  170. struct iio_chan_spec const *chan, int *val, int *val2, long info)
  171. {
  172. struct ad5380_state *st = iio_priv(indio_dev);
  173. int ret;
  174. switch (info) {
  175. case IIO_CHAN_INFO_RAW:
  176. case IIO_CHAN_INFO_CALIBSCALE:
  177. ret = regmap_read(st->regmap, ad5380_info_to_reg(chan, info),
  178. val);
  179. if (ret)
  180. return ret;
  181. *val >>= chan->scan_type.shift;
  182. return IIO_VAL_INT;
  183. case IIO_CHAN_INFO_CALIBBIAS:
  184. ret = regmap_read(st->regmap, AD5380_REG_OFFSET(chan->address),
  185. val);
  186. if (ret)
  187. return ret;
  188. *val >>= chan->scan_type.shift;
  189. *val -= (1 << chan->scan_type.realbits) / 2;
  190. return IIO_VAL_INT;
  191. case IIO_CHAN_INFO_SCALE:
  192. *val = 2 * st->vref;
  193. *val2 = chan->scan_type.realbits;
  194. return IIO_VAL_FRACTIONAL_LOG2;
  195. default:
  196. break;
  197. }
  198. return -EINVAL;
  199. }
  200. static const struct iio_info ad5380_info = {
  201. .read_raw = ad5380_read_raw,
  202. .write_raw = ad5380_write_raw,
  203. };
  204. static struct iio_chan_spec_ext_info ad5380_ext_info[] = {
  205. {
  206. .name = "powerdown",
  207. .read = ad5380_read_dac_powerdown,
  208. .write = ad5380_write_dac_powerdown,
  209. .shared = IIO_SEPARATE,
  210. },
  211. IIO_ENUM("powerdown_mode", IIO_SHARED_BY_TYPE,
  212. &ad5380_powerdown_mode_enum),
  213. IIO_ENUM_AVAILABLE("powerdown_mode", &ad5380_powerdown_mode_enum),
  214. { },
  215. };
  216. #define AD5380_CHANNEL(_bits) { \
  217. .type = IIO_VOLTAGE, \
  218. .indexed = 1, \
  219. .output = 1, \
  220. .info_mask_separate = BIT(IIO_CHAN_INFO_RAW) | \
  221. BIT(IIO_CHAN_INFO_CALIBSCALE) | \
  222. BIT(IIO_CHAN_INFO_CALIBBIAS), \
  223. .info_mask_shared_by_type = BIT(IIO_CHAN_INFO_SCALE), \
  224. .scan_type = { \
  225. .sign = 'u', \
  226. .realbits = (_bits), \
  227. .storagebits = 16, \
  228. .shift = 14 - (_bits), \
  229. }, \
  230. .ext_info = ad5380_ext_info, \
  231. }
  232. static const struct ad5380_chip_info ad5380_chip_info_tbl[] = {
  233. [ID_AD5380_3] = {
  234. .channel_template = AD5380_CHANNEL(14),
  235. .num_channels = 40,
  236. .int_vref = 1250,
  237. },
  238. [ID_AD5380_5] = {
  239. .channel_template = AD5380_CHANNEL(14),
  240. .num_channels = 40,
  241. .int_vref = 2500,
  242. },
  243. [ID_AD5381_3] = {
  244. .channel_template = AD5380_CHANNEL(12),
  245. .num_channels = 16,
  246. .int_vref = 1250,
  247. },
  248. [ID_AD5381_5] = {
  249. .channel_template = AD5380_CHANNEL(12),
  250. .num_channels = 16,
  251. .int_vref = 2500,
  252. },
  253. [ID_AD5382_3] = {
  254. .channel_template = AD5380_CHANNEL(14),
  255. .num_channels = 32,
  256. .int_vref = 1250,
  257. },
  258. [ID_AD5382_5] = {
  259. .channel_template = AD5380_CHANNEL(14),
  260. .num_channels = 32,
  261. .int_vref = 2500,
  262. },
  263. [ID_AD5383_3] = {
  264. .channel_template = AD5380_CHANNEL(12),
  265. .num_channels = 32,
  266. .int_vref = 1250,
  267. },
  268. [ID_AD5383_5] = {
  269. .channel_template = AD5380_CHANNEL(12),
  270. .num_channels = 32,
  271. .int_vref = 2500,
  272. },
  273. [ID_AD5390_3] = {
  274. .channel_template = AD5380_CHANNEL(14),
  275. .num_channels = 16,
  276. .int_vref = 1250,
  277. },
  278. [ID_AD5390_5] = {
  279. .channel_template = AD5380_CHANNEL(14),
  280. .num_channels = 16,
  281. .int_vref = 2500,
  282. },
  283. [ID_AD5391_3] = {
  284. .channel_template = AD5380_CHANNEL(12),
  285. .num_channels = 16,
  286. .int_vref = 1250,
  287. },
  288. [ID_AD5391_5] = {
  289. .channel_template = AD5380_CHANNEL(12),
  290. .num_channels = 16,
  291. .int_vref = 2500,
  292. },
  293. [ID_AD5392_3] = {
  294. .channel_template = AD5380_CHANNEL(14),
  295. .num_channels = 8,
  296. .int_vref = 1250,
  297. },
  298. [ID_AD5392_5] = {
  299. .channel_template = AD5380_CHANNEL(14),
  300. .num_channels = 8,
  301. .int_vref = 2500,
  302. },
  303. };
  304. static int ad5380_alloc_channels(struct iio_dev *indio_dev)
  305. {
  306. struct ad5380_state *st = iio_priv(indio_dev);
  307. struct iio_chan_spec *channels;
  308. unsigned int i;
  309. channels = kcalloc(st->chip_info->num_channels,
  310. sizeof(struct iio_chan_spec), GFP_KERNEL);
  311. if (!channels)
  312. return -ENOMEM;
  313. for (i = 0; i < st->chip_info->num_channels; ++i) {
  314. channels[i] = st->chip_info->channel_template;
  315. channels[i].channel = i;
  316. channels[i].address = i;
  317. }
  318. indio_dev->channels = channels;
  319. return 0;
  320. }
  321. static int ad5380_probe(struct device *dev, struct regmap *regmap,
  322. enum ad5380_type type, const char *name)
  323. {
  324. struct iio_dev *indio_dev;
  325. struct ad5380_state *st;
  326. unsigned int ctrl = 0;
  327. int ret;
  328. indio_dev = devm_iio_device_alloc(dev, sizeof(*st));
  329. if (indio_dev == NULL) {
  330. dev_err(dev, "Failed to allocate iio device\n");
  331. return -ENOMEM;
  332. }
  333. st = iio_priv(indio_dev);
  334. dev_set_drvdata(dev, indio_dev);
  335. st->chip_info = &ad5380_chip_info_tbl[type];
  336. st->regmap = regmap;
  337. indio_dev->dev.parent = dev;
  338. indio_dev->name = name;
  339. indio_dev->info = &ad5380_info;
  340. indio_dev->modes = INDIO_DIRECT_MODE;
  341. indio_dev->num_channels = st->chip_info->num_channels;
  342. ret = ad5380_alloc_channels(indio_dev);
  343. if (ret) {
  344. dev_err(dev, "Failed to allocate channel spec: %d\n", ret);
  345. return ret;
  346. }
  347. if (st->chip_info->int_vref == 2500)
  348. ctrl |= AD5380_CTRL_INT_VREF_2V5;
  349. st->vref_reg = devm_regulator_get(dev, "vref");
  350. if (!IS_ERR(st->vref_reg)) {
  351. ret = regulator_enable(st->vref_reg);
  352. if (ret) {
  353. dev_err(dev, "Failed to enable vref regulators: %d\n",
  354. ret);
  355. goto error_free_reg;
  356. }
  357. ret = regulator_get_voltage(st->vref_reg);
  358. if (ret < 0)
  359. goto error_disable_reg;
  360. st->vref = ret / 1000;
  361. } else {
  362. st->vref = st->chip_info->int_vref;
  363. ctrl |= AD5380_CTRL_INT_VREF_EN;
  364. }
  365. ret = regmap_write(st->regmap, AD5380_REG_SF_CTRL, ctrl);
  366. if (ret) {
  367. dev_err(dev, "Failed to write to device: %d\n", ret);
  368. goto error_disable_reg;
  369. }
  370. ret = iio_device_register(indio_dev);
  371. if (ret) {
  372. dev_err(dev, "Failed to register iio device: %d\n", ret);
  373. goto error_disable_reg;
  374. }
  375. return 0;
  376. error_disable_reg:
  377. if (!IS_ERR(st->vref_reg))
  378. regulator_disable(st->vref_reg);
  379. error_free_reg:
  380. kfree(indio_dev->channels);
  381. return ret;
  382. }
  383. static int ad5380_remove(struct device *dev)
  384. {
  385. struct iio_dev *indio_dev = dev_get_drvdata(dev);
  386. struct ad5380_state *st = iio_priv(indio_dev);
  387. iio_device_unregister(indio_dev);
  388. kfree(indio_dev->channels);
  389. if (!IS_ERR(st->vref_reg)) {
  390. regulator_disable(st->vref_reg);
  391. }
  392. return 0;
  393. }
  394. static bool ad5380_reg_false(struct device *dev, unsigned int reg)
  395. {
  396. return false;
  397. }
  398. static const struct regmap_config ad5380_regmap_config = {
  399. .reg_bits = 10,
  400. .val_bits = 14,
  401. .max_register = AD5380_REG_DATA(40),
  402. .cache_type = REGCACHE_RBTREE,
  403. .volatile_reg = ad5380_reg_false,
  404. .readable_reg = ad5380_reg_false,
  405. };
  406. #if IS_ENABLED(CONFIG_SPI_MASTER)
  407. static int ad5380_spi_probe(struct spi_device *spi)
  408. {
  409. const struct spi_device_id *id = spi_get_device_id(spi);
  410. struct regmap *regmap;
  411. regmap = devm_regmap_init_spi(spi, &ad5380_regmap_config);
  412. if (IS_ERR(regmap))
  413. return PTR_ERR(regmap);
  414. return ad5380_probe(&spi->dev, regmap, id->driver_data, id->name);
  415. }
  416. static int ad5380_spi_remove(struct spi_device *spi)
  417. {
  418. return ad5380_remove(&spi->dev);
  419. }
  420. static const struct spi_device_id ad5380_spi_ids[] = {
  421. { "ad5380-3", ID_AD5380_3 },
  422. { "ad5380-5", ID_AD5380_5 },
  423. { "ad5381-3", ID_AD5381_3 },
  424. { "ad5381-5", ID_AD5381_5 },
  425. { "ad5382-3", ID_AD5382_3 },
  426. { "ad5382-5", ID_AD5382_5 },
  427. { "ad5383-3", ID_AD5383_3 },
  428. { "ad5383-5", ID_AD5383_5 },
  429. { "ad5384-3", ID_AD5380_3 },
  430. { "ad5384-5", ID_AD5380_5 },
  431. { "ad5390-3", ID_AD5390_3 },
  432. { "ad5390-5", ID_AD5390_5 },
  433. { "ad5391-3", ID_AD5391_3 },
  434. { "ad5391-5", ID_AD5391_5 },
  435. { "ad5392-3", ID_AD5392_3 },
  436. { "ad5392-5", ID_AD5392_5 },
  437. { }
  438. };
  439. MODULE_DEVICE_TABLE(spi, ad5380_spi_ids);
  440. static struct spi_driver ad5380_spi_driver = {
  441. .driver = {
  442. .name = "ad5380",
  443. },
  444. .probe = ad5380_spi_probe,
  445. .remove = ad5380_spi_remove,
  446. .id_table = ad5380_spi_ids,
  447. };
  448. static inline int ad5380_spi_register_driver(void)
  449. {
  450. return spi_register_driver(&ad5380_spi_driver);
  451. }
  452. static inline void ad5380_spi_unregister_driver(void)
  453. {
  454. spi_unregister_driver(&ad5380_spi_driver);
  455. }
  456. #else
  457. static inline int ad5380_spi_register_driver(void)
  458. {
  459. return 0;
  460. }
  461. static inline void ad5380_spi_unregister_driver(void)
  462. {
  463. }
  464. #endif
  465. #if IS_ENABLED(CONFIG_I2C)
  466. static int ad5380_i2c_probe(struct i2c_client *i2c,
  467. const struct i2c_device_id *id)
  468. {
  469. struct regmap *regmap;
  470. regmap = devm_regmap_init_i2c(i2c, &ad5380_regmap_config);
  471. if (IS_ERR(regmap))
  472. return PTR_ERR(regmap);
  473. return ad5380_probe(&i2c->dev, regmap, id->driver_data, id->name);
  474. }
  475. static int ad5380_i2c_remove(struct i2c_client *i2c)
  476. {
  477. return ad5380_remove(&i2c->dev);
  478. }
  479. static const struct i2c_device_id ad5380_i2c_ids[] = {
  480. { "ad5380-3", ID_AD5380_3 },
  481. { "ad5380-5", ID_AD5380_5 },
  482. { "ad5381-3", ID_AD5381_3 },
  483. { "ad5381-5", ID_AD5381_5 },
  484. { "ad5382-3", ID_AD5382_3 },
  485. { "ad5382-5", ID_AD5382_5 },
  486. { "ad5383-3", ID_AD5383_3 },
  487. { "ad5383-5", ID_AD5383_5 },
  488. { "ad5384-3", ID_AD5380_3 },
  489. { "ad5384-5", ID_AD5380_5 },
  490. { "ad5390-3", ID_AD5390_3 },
  491. { "ad5390-5", ID_AD5390_5 },
  492. { "ad5391-3", ID_AD5391_3 },
  493. { "ad5391-5", ID_AD5391_5 },
  494. { "ad5392-3", ID_AD5392_3 },
  495. { "ad5392-5", ID_AD5392_5 },
  496. { }
  497. };
  498. MODULE_DEVICE_TABLE(i2c, ad5380_i2c_ids);
  499. static struct i2c_driver ad5380_i2c_driver = {
  500. .driver = {
  501. .name = "ad5380",
  502. },
  503. .probe = ad5380_i2c_probe,
  504. .remove = ad5380_i2c_remove,
  505. .id_table = ad5380_i2c_ids,
  506. };
  507. static inline int ad5380_i2c_register_driver(void)
  508. {
  509. return i2c_add_driver(&ad5380_i2c_driver);
  510. }
  511. static inline void ad5380_i2c_unregister_driver(void)
  512. {
  513. i2c_del_driver(&ad5380_i2c_driver);
  514. }
  515. #else
  516. static inline int ad5380_i2c_register_driver(void)
  517. {
  518. return 0;
  519. }
  520. static inline void ad5380_i2c_unregister_driver(void)
  521. {
  522. }
  523. #endif
  524. static int __init ad5380_spi_init(void)
  525. {
  526. int ret;
  527. ret = ad5380_spi_register_driver();
  528. if (ret)
  529. return ret;
  530. ret = ad5380_i2c_register_driver();
  531. if (ret) {
  532. ad5380_spi_unregister_driver();
  533. return ret;
  534. }
  535. return 0;
  536. }
  537. module_init(ad5380_spi_init);
  538. static void __exit ad5380_spi_exit(void)
  539. {
  540. ad5380_i2c_unregister_driver();
  541. ad5380_spi_unregister_driver();
  542. }
  543. module_exit(ad5380_spi_exit);
  544. MODULE_AUTHOR("Lars-Peter Clausen <lars@metafoo.de>");
  545. MODULE_DESCRIPTION("Analog Devices AD5380/81/82/83/84/90/91/92 DAC");
  546. MODULE_LICENSE("GPL v2");