intr_hw.c 4.3 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160
  1. /*
  2. * Tegra host1x Interrupt Management
  3. *
  4. * Copyright (C) 2010 Google, Inc.
  5. * Copyright (c) 2010-2013, NVIDIA Corporation.
  6. *
  7. * This program is free software; you can redistribute it and/or modify it
  8. * under the terms and conditions of the GNU General Public License,
  9. * version 2, as published by the Free Software Foundation.
  10. *
  11. * This program is distributed in the hope it will be useful, but WITHOUT
  12. * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  13. * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
  14. * more details.
  15. *
  16. * You should have received a copy of the GNU General Public License
  17. * along with this program. If not, see <http://www.gnu.org/licenses/>.
  18. */
  19. #include <linux/interrupt.h>
  20. #include <linux/irq.h>
  21. #include <linux/io.h>
  22. #include "../intr.h"
  23. #include "../dev.h"
  24. /*
  25. * Sync point threshold interrupt service function
  26. * Handles sync point threshold triggers, in interrupt context
  27. */
  28. static void host1x_intr_syncpt_handle(struct host1x_syncpt *syncpt)
  29. {
  30. unsigned int id = syncpt->id;
  31. struct host1x *host = syncpt->host;
  32. host1x_sync_writel(host, BIT(id % 32),
  33. HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE(id / 32));
  34. host1x_sync_writel(host, BIT(id % 32),
  35. HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS(id / 32));
  36. schedule_work(&syncpt->intr.work);
  37. }
  38. static irqreturn_t syncpt_thresh_isr(int irq, void *dev_id)
  39. {
  40. struct host1x *host = dev_id;
  41. unsigned long reg;
  42. unsigned int i, id;
  43. for (i = 0; i < DIV_ROUND_UP(host->info->nb_pts, 32); i++) {
  44. reg = host1x_sync_readl(host,
  45. HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS(i));
  46. for_each_set_bit(id, &reg, 32) {
  47. struct host1x_syncpt *syncpt =
  48. host->syncpt + (i * 32 + id);
  49. host1x_intr_syncpt_handle(syncpt);
  50. }
  51. }
  52. return IRQ_HANDLED;
  53. }
  54. static void _host1x_intr_disable_all_syncpt_intrs(struct host1x *host)
  55. {
  56. unsigned int i;
  57. for (i = 0; i < DIV_ROUND_UP(host->info->nb_pts, 32); ++i) {
  58. host1x_sync_writel(host, 0xffffffffu,
  59. HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE(i));
  60. host1x_sync_writel(host, 0xffffffffu,
  61. HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS(i));
  62. }
  63. }
  64. static void intr_hw_init(struct host1x *host, u32 cpm)
  65. {
  66. #if HOST1X_HW < 6
  67. /* disable the ip_busy_timeout. this prevents write drops */
  68. host1x_sync_writel(host, 0, HOST1X_SYNC_IP_BUSY_TIMEOUT);
  69. /*
  70. * increase the auto-ack timout to the maximum value. 2d will hang
  71. * otherwise on Tegra2.
  72. */
  73. host1x_sync_writel(host, 0xff, HOST1X_SYNC_CTXSW_TIMEOUT_CFG);
  74. /* update host clocks per usec */
  75. host1x_sync_writel(host, cpm, HOST1X_SYNC_USEC_CLK);
  76. #endif
  77. }
  78. static int
  79. _host1x_intr_init_host_sync(struct host1x *host, u32 cpm,
  80. void (*syncpt_thresh_work)(struct work_struct *))
  81. {
  82. unsigned int i;
  83. int err;
  84. host1x_hw_intr_disable_all_syncpt_intrs(host);
  85. for (i = 0; i < host->info->nb_pts; i++)
  86. INIT_WORK(&host->syncpt[i].intr.work, syncpt_thresh_work);
  87. err = devm_request_irq(host->dev, host->intr_syncpt_irq,
  88. syncpt_thresh_isr, IRQF_SHARED,
  89. "host1x_syncpt", host);
  90. if (err < 0) {
  91. WARN_ON(1);
  92. return err;
  93. }
  94. intr_hw_init(host, cpm);
  95. return 0;
  96. }
  97. static void _host1x_intr_set_syncpt_threshold(struct host1x *host,
  98. unsigned int id,
  99. u32 thresh)
  100. {
  101. host1x_sync_writel(host, thresh, HOST1X_SYNC_SYNCPT_INT_THRESH(id));
  102. }
  103. static void _host1x_intr_enable_syncpt_intr(struct host1x *host,
  104. unsigned int id)
  105. {
  106. host1x_sync_writel(host, BIT(id % 32),
  107. HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0(id / 32));
  108. }
  109. static void _host1x_intr_disable_syncpt_intr(struct host1x *host,
  110. unsigned int id)
  111. {
  112. host1x_sync_writel(host, BIT(id % 32),
  113. HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE(id / 32));
  114. host1x_sync_writel(host, BIT(id % 32),
  115. HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS(id / 32));
  116. }
  117. static int _host1x_free_syncpt_irq(struct host1x *host)
  118. {
  119. unsigned int i;
  120. devm_free_irq(host->dev, host->intr_syncpt_irq, host);
  121. for (i = 0; i < host->info->nb_pts; i++)
  122. cancel_work_sync(&host->syncpt[i].intr.work);
  123. return 0;
  124. }
  125. static const struct host1x_intr_ops host1x_intr_ops = {
  126. .init_host_sync = _host1x_intr_init_host_sync,
  127. .set_syncpt_threshold = _host1x_intr_set_syncpt_threshold,
  128. .enable_syncpt_intr = _host1x_intr_enable_syncpt_intr,
  129. .disable_syncpt_intr = _host1x_intr_disable_syncpt_intr,
  130. .disable_all_syncpt_intrs = _host1x_intr_disable_all_syncpt_intrs,
  131. .free_syncpt_irq = _host1x_free_syncpt_irq,
  132. };