v3d_drv.c 9.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373
  1. // SPDX-License-Identifier: GPL-2.0+
  2. /* Copyright (C) 2014-2018 Broadcom */
  3. /**
  4. * DOC: Broadcom V3D Graphics Driver
  5. *
  6. * This driver supports the Broadcom V3D 3.3 and 4.1 OpenGL ES GPUs.
  7. * For V3D 2.x support, see the VC4 driver.
  8. *
  9. * Currently only single-core rendering using the binner and renderer
  10. * is supported. The TFU (texture formatting unit) and V3D 4.x's CSD
  11. * (compute shader dispatch) are not yet supported.
  12. */
  13. #include <linux/clk.h>
  14. #include <linux/device.h>
  15. #include <linux/io.h>
  16. #include <linux/module.h>
  17. #include <linux/of_platform.h>
  18. #include <linux/platform_device.h>
  19. #include <linux/pm_runtime.h>
  20. #include <drm/drm_fb_cma_helper.h>
  21. #include <drm/drm_fb_helper.h>
  22. #include "uapi/drm/v3d_drm.h"
  23. #include "v3d_drv.h"
  24. #include "v3d_regs.h"
  25. #define DRIVER_NAME "v3d"
  26. #define DRIVER_DESC "Broadcom V3D graphics"
  27. #define DRIVER_DATE "20180419"
  28. #define DRIVER_MAJOR 1
  29. #define DRIVER_MINOR 0
  30. #define DRIVER_PATCHLEVEL 0
  31. #ifdef CONFIG_PM
  32. static int v3d_runtime_suspend(struct device *dev)
  33. {
  34. struct drm_device *drm = dev_get_drvdata(dev);
  35. struct v3d_dev *v3d = to_v3d_dev(drm);
  36. v3d_irq_disable(v3d);
  37. clk_disable_unprepare(v3d->clk);
  38. return 0;
  39. }
  40. static int v3d_runtime_resume(struct device *dev)
  41. {
  42. struct drm_device *drm = dev_get_drvdata(dev);
  43. struct v3d_dev *v3d = to_v3d_dev(drm);
  44. int ret;
  45. ret = clk_prepare_enable(v3d->clk);
  46. if (ret != 0)
  47. return ret;
  48. /* XXX: VPM base */
  49. v3d_mmu_set_page_table(v3d);
  50. v3d_irq_enable(v3d);
  51. return 0;
  52. }
  53. #endif
  54. static const struct dev_pm_ops v3d_v3d_pm_ops = {
  55. SET_RUNTIME_PM_OPS(v3d_runtime_suspend, v3d_runtime_resume, NULL)
  56. };
  57. static int v3d_get_param_ioctl(struct drm_device *dev, void *data,
  58. struct drm_file *file_priv)
  59. {
  60. struct v3d_dev *v3d = to_v3d_dev(dev);
  61. struct drm_v3d_get_param *args = data;
  62. int ret;
  63. static const u32 reg_map[] = {
  64. [DRM_V3D_PARAM_V3D_UIFCFG] = V3D_HUB_UIFCFG,
  65. [DRM_V3D_PARAM_V3D_HUB_IDENT1] = V3D_HUB_IDENT1,
  66. [DRM_V3D_PARAM_V3D_HUB_IDENT2] = V3D_HUB_IDENT2,
  67. [DRM_V3D_PARAM_V3D_HUB_IDENT3] = V3D_HUB_IDENT3,
  68. [DRM_V3D_PARAM_V3D_CORE0_IDENT0] = V3D_CTL_IDENT0,
  69. [DRM_V3D_PARAM_V3D_CORE0_IDENT1] = V3D_CTL_IDENT1,
  70. [DRM_V3D_PARAM_V3D_CORE0_IDENT2] = V3D_CTL_IDENT2,
  71. };
  72. if (args->pad != 0)
  73. return -EINVAL;
  74. /* Note that DRM_V3D_PARAM_V3D_CORE0_IDENT0 is 0, so we need
  75. * to explicitly allow it in the "the register in our
  76. * parameter map" check.
  77. */
  78. if (args->param < ARRAY_SIZE(reg_map) &&
  79. (reg_map[args->param] ||
  80. args->param == DRM_V3D_PARAM_V3D_CORE0_IDENT0)) {
  81. u32 offset = reg_map[args->param];
  82. if (args->value != 0)
  83. return -EINVAL;
  84. ret = pm_runtime_get_sync(v3d->dev);
  85. if (args->param >= DRM_V3D_PARAM_V3D_CORE0_IDENT0 &&
  86. args->param <= DRM_V3D_PARAM_V3D_CORE0_IDENT2) {
  87. args->value = V3D_CORE_READ(0, offset);
  88. } else {
  89. args->value = V3D_READ(offset);
  90. }
  91. pm_runtime_mark_last_busy(v3d->dev);
  92. pm_runtime_put_autosuspend(v3d->dev);
  93. return 0;
  94. }
  95. /* Any params that aren't just register reads would go here. */
  96. DRM_DEBUG("Unknown parameter %d\n", args->param);
  97. return -EINVAL;
  98. }
  99. static int
  100. v3d_open(struct drm_device *dev, struct drm_file *file)
  101. {
  102. struct v3d_dev *v3d = to_v3d_dev(dev);
  103. struct v3d_file_priv *v3d_priv;
  104. struct drm_sched_rq *rq;
  105. int i;
  106. v3d_priv = kzalloc(sizeof(*v3d_priv), GFP_KERNEL);
  107. if (!v3d_priv)
  108. return -ENOMEM;
  109. v3d_priv->v3d = v3d;
  110. for (i = 0; i < V3D_MAX_QUEUES; i++) {
  111. rq = &v3d->queue[i].sched.sched_rq[DRM_SCHED_PRIORITY_NORMAL];
  112. drm_sched_entity_init(&v3d_priv->sched_entity[i], &rq, 1, NULL);
  113. }
  114. file->driver_priv = v3d_priv;
  115. return 0;
  116. }
  117. static void
  118. v3d_postclose(struct drm_device *dev, struct drm_file *file)
  119. {
  120. struct v3d_file_priv *v3d_priv = file->driver_priv;
  121. enum v3d_queue q;
  122. for (q = 0; q < V3D_MAX_QUEUES; q++) {
  123. drm_sched_entity_destroy(&v3d_priv->sched_entity[q]);
  124. }
  125. kfree(v3d_priv);
  126. }
  127. static const struct file_operations v3d_drm_fops = {
  128. .owner = THIS_MODULE,
  129. .open = drm_open,
  130. .release = drm_release,
  131. .unlocked_ioctl = drm_ioctl,
  132. .mmap = v3d_mmap,
  133. .poll = drm_poll,
  134. .read = drm_read,
  135. .compat_ioctl = drm_compat_ioctl,
  136. .llseek = noop_llseek,
  137. };
  138. /* DRM_AUTH is required on SUBMIT_CL for now, while we don't have GMP
  139. * protection between clients. Note that render nodes would be be
  140. * able to submit CLs that could access BOs from clients authenticated
  141. * with the master node.
  142. */
  143. static const struct drm_ioctl_desc v3d_drm_ioctls[] = {
  144. DRM_IOCTL_DEF_DRV(V3D_SUBMIT_CL, v3d_submit_cl_ioctl, DRM_RENDER_ALLOW | DRM_AUTH),
  145. DRM_IOCTL_DEF_DRV(V3D_WAIT_BO, v3d_wait_bo_ioctl, DRM_RENDER_ALLOW),
  146. DRM_IOCTL_DEF_DRV(V3D_CREATE_BO, v3d_create_bo_ioctl, DRM_RENDER_ALLOW),
  147. DRM_IOCTL_DEF_DRV(V3D_MMAP_BO, v3d_mmap_bo_ioctl, DRM_RENDER_ALLOW),
  148. DRM_IOCTL_DEF_DRV(V3D_GET_PARAM, v3d_get_param_ioctl, DRM_RENDER_ALLOW),
  149. DRM_IOCTL_DEF_DRV(V3D_GET_BO_OFFSET, v3d_get_bo_offset_ioctl, DRM_RENDER_ALLOW),
  150. };
  151. static const struct vm_operations_struct v3d_vm_ops = {
  152. .fault = v3d_gem_fault,
  153. .open = drm_gem_vm_open,
  154. .close = drm_gem_vm_close,
  155. };
  156. static struct drm_driver v3d_drm_driver = {
  157. .driver_features = (DRIVER_GEM |
  158. DRIVER_RENDER |
  159. DRIVER_PRIME |
  160. DRIVER_SYNCOBJ),
  161. .open = v3d_open,
  162. .postclose = v3d_postclose,
  163. #if defined(CONFIG_DEBUG_FS)
  164. .debugfs_init = v3d_debugfs_init,
  165. #endif
  166. .gem_free_object_unlocked = v3d_free_object,
  167. .gem_vm_ops = &v3d_vm_ops,
  168. .prime_handle_to_fd = drm_gem_prime_handle_to_fd,
  169. .prime_fd_to_handle = drm_gem_prime_fd_to_handle,
  170. .gem_prime_import = drm_gem_prime_import,
  171. .gem_prime_export = drm_gem_prime_export,
  172. .gem_prime_res_obj = v3d_prime_res_obj,
  173. .gem_prime_get_sg_table = v3d_prime_get_sg_table,
  174. .gem_prime_import_sg_table = v3d_prime_import_sg_table,
  175. .gem_prime_mmap = v3d_prime_mmap,
  176. .ioctls = v3d_drm_ioctls,
  177. .num_ioctls = ARRAY_SIZE(v3d_drm_ioctls),
  178. .fops = &v3d_drm_fops,
  179. .name = DRIVER_NAME,
  180. .desc = DRIVER_DESC,
  181. .date = DRIVER_DATE,
  182. .major = DRIVER_MAJOR,
  183. .minor = DRIVER_MINOR,
  184. .patchlevel = DRIVER_PATCHLEVEL,
  185. };
  186. static const struct of_device_id v3d_of_match[] = {
  187. { .compatible = "brcm,7268-v3d" },
  188. { .compatible = "brcm,7278-v3d" },
  189. {},
  190. };
  191. MODULE_DEVICE_TABLE(of, v3d_of_match);
  192. static int
  193. map_regs(struct v3d_dev *v3d, void __iomem **regs, const char *name)
  194. {
  195. struct resource *res =
  196. platform_get_resource_byname(v3d->pdev, IORESOURCE_MEM, name);
  197. *regs = devm_ioremap_resource(v3d->dev, res);
  198. return PTR_ERR_OR_ZERO(*regs);
  199. }
  200. static int v3d_platform_drm_probe(struct platform_device *pdev)
  201. {
  202. struct device *dev = &pdev->dev;
  203. struct drm_device *drm;
  204. struct v3d_dev *v3d;
  205. int ret;
  206. u32 ident1;
  207. dev->coherent_dma_mask = DMA_BIT_MASK(36);
  208. v3d = kzalloc(sizeof(*v3d), GFP_KERNEL);
  209. if (!v3d)
  210. return -ENOMEM;
  211. v3d->dev = dev;
  212. v3d->pdev = pdev;
  213. drm = &v3d->drm;
  214. ret = map_regs(v3d, &v3d->bridge_regs, "bridge");
  215. if (ret)
  216. goto dev_free;
  217. ret = map_regs(v3d, &v3d->hub_regs, "hub");
  218. if (ret)
  219. goto dev_free;
  220. ret = map_regs(v3d, &v3d->core_regs[0], "core0");
  221. if (ret)
  222. goto dev_free;
  223. ident1 = V3D_READ(V3D_HUB_IDENT1);
  224. v3d->ver = (V3D_GET_FIELD(ident1, V3D_HUB_IDENT1_TVER) * 10 +
  225. V3D_GET_FIELD(ident1, V3D_HUB_IDENT1_REV));
  226. v3d->cores = V3D_GET_FIELD(ident1, V3D_HUB_IDENT1_NCORES);
  227. WARN_ON(v3d->cores > 1); /* multicore not yet implemented */
  228. if (v3d->ver < 41) {
  229. ret = map_regs(v3d, &v3d->gca_regs, "gca");
  230. if (ret)
  231. goto dev_free;
  232. }
  233. v3d->mmu_scratch = dma_alloc_wc(dev, 4096, &v3d->mmu_scratch_paddr,
  234. GFP_KERNEL | __GFP_NOWARN | __GFP_ZERO);
  235. if (!v3d->mmu_scratch) {
  236. dev_err(dev, "Failed to allocate MMU scratch page\n");
  237. ret = -ENOMEM;
  238. goto dev_free;
  239. }
  240. pm_runtime_use_autosuspend(dev);
  241. pm_runtime_set_autosuspend_delay(dev, 50);
  242. pm_runtime_enable(dev);
  243. ret = drm_dev_init(&v3d->drm, &v3d_drm_driver, dev);
  244. if (ret)
  245. goto dma_free;
  246. platform_set_drvdata(pdev, drm);
  247. drm->dev_private = v3d;
  248. ret = v3d_gem_init(drm);
  249. if (ret)
  250. goto dev_destroy;
  251. ret = v3d_irq_init(v3d);
  252. if (ret)
  253. goto gem_destroy;
  254. ret = drm_dev_register(drm, 0);
  255. if (ret)
  256. goto irq_disable;
  257. return 0;
  258. irq_disable:
  259. v3d_irq_disable(v3d);
  260. gem_destroy:
  261. v3d_gem_destroy(drm);
  262. dev_destroy:
  263. drm_dev_put(drm);
  264. dma_free:
  265. dma_free_wc(dev, 4096, v3d->mmu_scratch, v3d->mmu_scratch_paddr);
  266. dev_free:
  267. kfree(v3d);
  268. return ret;
  269. }
  270. static int v3d_platform_drm_remove(struct platform_device *pdev)
  271. {
  272. struct drm_device *drm = platform_get_drvdata(pdev);
  273. struct v3d_dev *v3d = to_v3d_dev(drm);
  274. drm_dev_unregister(drm);
  275. v3d_gem_destroy(drm);
  276. drm_dev_put(drm);
  277. dma_free_wc(v3d->dev, 4096, v3d->mmu_scratch, v3d->mmu_scratch_paddr);
  278. return 0;
  279. }
  280. static struct platform_driver v3d_platform_driver = {
  281. .probe = v3d_platform_drm_probe,
  282. .remove = v3d_platform_drm_remove,
  283. .driver = {
  284. .name = "v3d",
  285. .of_match_table = v3d_of_match,
  286. },
  287. };
  288. static int __init v3d_drm_register(void)
  289. {
  290. return platform_driver_register(&v3d_platform_driver);
  291. }
  292. static void __exit v3d_drm_unregister(void)
  293. {
  294. platform_driver_unregister(&v3d_platform_driver);
  295. }
  296. module_init(v3d_drm_register);
  297. module_exit(v3d_drm_unregister);
  298. MODULE_ALIAS("platform:v3d-drm");
  299. MODULE_DESCRIPTION("Broadcom V3D DRM Driver");
  300. MODULE_AUTHOR("Eric Anholt <eric@anholt.net>");
  301. MODULE_LICENSE("GPL v2");