amdgpu_trace.h 14 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472
  1. /*
  2. * Copyright 2017 Advanced Micro Devices, Inc.
  3. *
  4. * Permission is hereby granted, free of charge, to any person obtaining a
  5. * copy of this software and associated documentation files (the "Software"),
  6. * to deal in the Software without restriction, including without limitation
  7. * the rights to use, copy, modify, merge, publish, distribute, sublicense,
  8. * and/or sell copies of the Software, and to permit persons to whom the
  9. * Software is furnished to do so, subject to the following conditions:
  10. *
  11. * The above copyright notice and this permission notice shall be included in
  12. * all copies or substantial portions of the Software.
  13. *
  14. * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
  15. * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
  16. * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
  17. * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
  18. * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
  19. * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
  20. * OTHER DEALINGS IN THE SOFTWARE.
  21. *
  22. */
  23. #if !defined(_AMDGPU_TRACE_H) || defined(TRACE_HEADER_MULTI_READ)
  24. #define _AMDGPU_TRACE_H_
  25. #include <linux/stringify.h>
  26. #include <linux/types.h>
  27. #include <linux/tracepoint.h>
  28. #include <drm/drmP.h>
  29. #undef TRACE_SYSTEM
  30. #define TRACE_SYSTEM amdgpu
  31. #define TRACE_INCLUDE_FILE amdgpu_trace
  32. #define AMDGPU_JOB_GET_TIMELINE_NAME(job) \
  33. job->base.s_fence->finished.ops->get_timeline_name(&job->base.s_fence->finished)
  34. TRACE_EVENT(amdgpu_mm_rreg,
  35. TP_PROTO(unsigned did, uint32_t reg, uint32_t value),
  36. TP_ARGS(did, reg, value),
  37. TP_STRUCT__entry(
  38. __field(unsigned, did)
  39. __field(uint32_t, reg)
  40. __field(uint32_t, value)
  41. ),
  42. TP_fast_assign(
  43. __entry->did = did;
  44. __entry->reg = reg;
  45. __entry->value = value;
  46. ),
  47. TP_printk("0x%04lx, 0x%08lx, 0x%08lx",
  48. (unsigned long)__entry->did,
  49. (unsigned long)__entry->reg,
  50. (unsigned long)__entry->value)
  51. );
  52. TRACE_EVENT(amdgpu_mm_wreg,
  53. TP_PROTO(unsigned did, uint32_t reg, uint32_t value),
  54. TP_ARGS(did, reg, value),
  55. TP_STRUCT__entry(
  56. __field(unsigned, did)
  57. __field(uint32_t, reg)
  58. __field(uint32_t, value)
  59. ),
  60. TP_fast_assign(
  61. __entry->did = did;
  62. __entry->reg = reg;
  63. __entry->value = value;
  64. ),
  65. TP_printk("0x%04lx, 0x%08lx, 0x%08lx",
  66. (unsigned long)__entry->did,
  67. (unsigned long)__entry->reg,
  68. (unsigned long)__entry->value)
  69. );
  70. TRACE_EVENT(amdgpu_iv,
  71. TP_PROTO(struct amdgpu_iv_entry *iv),
  72. TP_ARGS(iv),
  73. TP_STRUCT__entry(
  74. __field(unsigned, client_id)
  75. __field(unsigned, src_id)
  76. __field(unsigned, ring_id)
  77. __field(unsigned, vmid)
  78. __field(unsigned, vmid_src)
  79. __field(uint64_t, timestamp)
  80. __field(unsigned, timestamp_src)
  81. __field(unsigned, pasid)
  82. __array(unsigned, src_data, 4)
  83. ),
  84. TP_fast_assign(
  85. __entry->client_id = iv->client_id;
  86. __entry->src_id = iv->src_id;
  87. __entry->ring_id = iv->ring_id;
  88. __entry->vmid = iv->vmid;
  89. __entry->vmid_src = iv->vmid_src;
  90. __entry->timestamp = iv->timestamp;
  91. __entry->timestamp_src = iv->timestamp_src;
  92. __entry->pasid = iv->pasid;
  93. __entry->src_data[0] = iv->src_data[0];
  94. __entry->src_data[1] = iv->src_data[1];
  95. __entry->src_data[2] = iv->src_data[2];
  96. __entry->src_data[3] = iv->src_data[3];
  97. ),
  98. TP_printk("client_id:%u src_id:%u ring:%u vmid:%u timestamp: %llu pasid:%u src_data: %08x %08x %08x %08x\n",
  99. __entry->client_id, __entry->src_id,
  100. __entry->ring_id, __entry->vmid,
  101. __entry->timestamp, __entry->pasid,
  102. __entry->src_data[0], __entry->src_data[1],
  103. __entry->src_data[2], __entry->src_data[3])
  104. );
  105. TRACE_EVENT(amdgpu_bo_create,
  106. TP_PROTO(struct amdgpu_bo *bo),
  107. TP_ARGS(bo),
  108. TP_STRUCT__entry(
  109. __field(struct amdgpu_bo *, bo)
  110. __field(u32, pages)
  111. __field(u32, type)
  112. __field(u32, prefer)
  113. __field(u32, allow)
  114. __field(u32, visible)
  115. ),
  116. TP_fast_assign(
  117. __entry->bo = bo;
  118. __entry->pages = bo->tbo.num_pages;
  119. __entry->type = bo->tbo.mem.mem_type;
  120. __entry->prefer = bo->preferred_domains;
  121. __entry->allow = bo->allowed_domains;
  122. __entry->visible = bo->flags;
  123. ),
  124. TP_printk("bo=%p, pages=%u, type=%d, preferred=%d, allowed=%d, visible=%d",
  125. __entry->bo, __entry->pages, __entry->type,
  126. __entry->prefer, __entry->allow, __entry->visible)
  127. );
  128. TRACE_EVENT(amdgpu_cs,
  129. TP_PROTO(struct amdgpu_cs_parser *p, int i),
  130. TP_ARGS(p, i),
  131. TP_STRUCT__entry(
  132. __field(struct amdgpu_bo_list *, bo_list)
  133. __field(u32, ring)
  134. __field(u32, dw)
  135. __field(u32, fences)
  136. ),
  137. TP_fast_assign(
  138. __entry->bo_list = p->bo_list;
  139. __entry->ring = p->ring->idx;
  140. __entry->dw = p->job->ibs[i].length_dw;
  141. __entry->fences = amdgpu_fence_count_emitted(
  142. p->ring);
  143. ),
  144. TP_printk("bo_list=%p, ring=%u, dw=%u, fences=%u",
  145. __entry->bo_list, __entry->ring, __entry->dw,
  146. __entry->fences)
  147. );
  148. TRACE_EVENT(amdgpu_cs_ioctl,
  149. TP_PROTO(struct amdgpu_job *job),
  150. TP_ARGS(job),
  151. TP_STRUCT__entry(
  152. __field(uint64_t, sched_job_id)
  153. __string(timeline, AMDGPU_JOB_GET_TIMELINE_NAME(job))
  154. __field(unsigned int, context)
  155. __field(unsigned int, seqno)
  156. __field(struct dma_fence *, fence)
  157. __field(char *, ring_name)
  158. __field(u32, num_ibs)
  159. ),
  160. TP_fast_assign(
  161. __entry->sched_job_id = job->base.id;
  162. __assign_str(timeline, AMDGPU_JOB_GET_TIMELINE_NAME(job))
  163. __entry->context = job->base.s_fence->finished.context;
  164. __entry->seqno = job->base.s_fence->finished.seqno;
  165. __entry->ring_name = to_amdgpu_ring(job->base.sched)->name;
  166. __entry->num_ibs = job->num_ibs;
  167. ),
  168. TP_printk("sched_job=%llu, timeline=%s, context=%u, seqno=%u, ring_name=%s, num_ibs=%u",
  169. __entry->sched_job_id, __get_str(timeline), __entry->context,
  170. __entry->seqno, __entry->ring_name, __entry->num_ibs)
  171. );
  172. TRACE_EVENT(amdgpu_sched_run_job,
  173. TP_PROTO(struct amdgpu_job *job),
  174. TP_ARGS(job),
  175. TP_STRUCT__entry(
  176. __field(uint64_t, sched_job_id)
  177. __string(timeline, AMDGPU_JOB_GET_TIMELINE_NAME(job))
  178. __field(unsigned int, context)
  179. __field(unsigned int, seqno)
  180. __field(char *, ring_name)
  181. __field(u32, num_ibs)
  182. ),
  183. TP_fast_assign(
  184. __entry->sched_job_id = job->base.id;
  185. __assign_str(timeline, AMDGPU_JOB_GET_TIMELINE_NAME(job))
  186. __entry->context = job->base.s_fence->finished.context;
  187. __entry->seqno = job->base.s_fence->finished.seqno;
  188. __entry->ring_name = to_amdgpu_ring(job->base.sched)->name;
  189. __entry->num_ibs = job->num_ibs;
  190. ),
  191. TP_printk("sched_job=%llu, timeline=%s, context=%u, seqno=%u, ring_name=%s, num_ibs=%u",
  192. __entry->sched_job_id, __get_str(timeline), __entry->context,
  193. __entry->seqno, __entry->ring_name, __entry->num_ibs)
  194. );
  195. TRACE_EVENT(amdgpu_vm_grab_id,
  196. TP_PROTO(struct amdgpu_vm *vm, struct amdgpu_ring *ring,
  197. struct amdgpu_job *job),
  198. TP_ARGS(vm, ring, job),
  199. TP_STRUCT__entry(
  200. __field(u32, pasid)
  201. __field(u32, ring)
  202. __field(u32, vmid)
  203. __field(u32, vm_hub)
  204. __field(u64, pd_addr)
  205. __field(u32, needs_flush)
  206. ),
  207. TP_fast_assign(
  208. __entry->pasid = vm->pasid;
  209. __entry->ring = ring->idx;
  210. __entry->vmid = job->vmid;
  211. __entry->vm_hub = ring->funcs->vmhub,
  212. __entry->pd_addr = job->vm_pd_addr;
  213. __entry->needs_flush = job->vm_needs_flush;
  214. ),
  215. TP_printk("pasid=%d, ring=%u, id=%u, hub=%u, pd_addr=%010Lx needs_flush=%u",
  216. __entry->pasid, __entry->ring, __entry->vmid,
  217. __entry->vm_hub, __entry->pd_addr, __entry->needs_flush)
  218. );
  219. TRACE_EVENT(amdgpu_vm_bo_map,
  220. TP_PROTO(struct amdgpu_bo_va *bo_va,
  221. struct amdgpu_bo_va_mapping *mapping),
  222. TP_ARGS(bo_va, mapping),
  223. TP_STRUCT__entry(
  224. __field(struct amdgpu_bo *, bo)
  225. __field(long, start)
  226. __field(long, last)
  227. __field(u64, offset)
  228. __field(u64, flags)
  229. ),
  230. TP_fast_assign(
  231. __entry->bo = bo_va ? bo_va->base.bo : NULL;
  232. __entry->start = mapping->start;
  233. __entry->last = mapping->last;
  234. __entry->offset = mapping->offset;
  235. __entry->flags = mapping->flags;
  236. ),
  237. TP_printk("bo=%p, start=%lx, last=%lx, offset=%010llx, flags=%llx",
  238. __entry->bo, __entry->start, __entry->last,
  239. __entry->offset, __entry->flags)
  240. );
  241. TRACE_EVENT(amdgpu_vm_bo_unmap,
  242. TP_PROTO(struct amdgpu_bo_va *bo_va,
  243. struct amdgpu_bo_va_mapping *mapping),
  244. TP_ARGS(bo_va, mapping),
  245. TP_STRUCT__entry(
  246. __field(struct amdgpu_bo *, bo)
  247. __field(long, start)
  248. __field(long, last)
  249. __field(u64, offset)
  250. __field(u64, flags)
  251. ),
  252. TP_fast_assign(
  253. __entry->bo = bo_va ? bo_va->base.bo : NULL;
  254. __entry->start = mapping->start;
  255. __entry->last = mapping->last;
  256. __entry->offset = mapping->offset;
  257. __entry->flags = mapping->flags;
  258. ),
  259. TP_printk("bo=%p, start=%lx, last=%lx, offset=%010llx, flags=%llx",
  260. __entry->bo, __entry->start, __entry->last,
  261. __entry->offset, __entry->flags)
  262. );
  263. DECLARE_EVENT_CLASS(amdgpu_vm_mapping,
  264. TP_PROTO(struct amdgpu_bo_va_mapping *mapping),
  265. TP_ARGS(mapping),
  266. TP_STRUCT__entry(
  267. __field(u64, soffset)
  268. __field(u64, eoffset)
  269. __field(u64, flags)
  270. ),
  271. TP_fast_assign(
  272. __entry->soffset = mapping->start;
  273. __entry->eoffset = mapping->last + 1;
  274. __entry->flags = mapping->flags;
  275. ),
  276. TP_printk("soffs=%010llx, eoffs=%010llx, flags=%llx",
  277. __entry->soffset, __entry->eoffset, __entry->flags)
  278. );
  279. DEFINE_EVENT(amdgpu_vm_mapping, amdgpu_vm_bo_update,
  280. TP_PROTO(struct amdgpu_bo_va_mapping *mapping),
  281. TP_ARGS(mapping)
  282. );
  283. DEFINE_EVENT(amdgpu_vm_mapping, amdgpu_vm_bo_mapping,
  284. TP_PROTO(struct amdgpu_bo_va_mapping *mapping),
  285. TP_ARGS(mapping)
  286. );
  287. DEFINE_EVENT(amdgpu_vm_mapping, amdgpu_vm_bo_cs,
  288. TP_PROTO(struct amdgpu_bo_va_mapping *mapping),
  289. TP_ARGS(mapping)
  290. );
  291. TRACE_EVENT(amdgpu_vm_set_ptes,
  292. TP_PROTO(uint64_t pe, uint64_t addr, unsigned count,
  293. uint32_t incr, uint64_t flags),
  294. TP_ARGS(pe, addr, count, incr, flags),
  295. TP_STRUCT__entry(
  296. __field(u64, pe)
  297. __field(u64, addr)
  298. __field(u32, count)
  299. __field(u32, incr)
  300. __field(u64, flags)
  301. ),
  302. TP_fast_assign(
  303. __entry->pe = pe;
  304. __entry->addr = addr;
  305. __entry->count = count;
  306. __entry->incr = incr;
  307. __entry->flags = flags;
  308. ),
  309. TP_printk("pe=%010Lx, addr=%010Lx, incr=%u, flags=%llx, count=%u",
  310. __entry->pe, __entry->addr, __entry->incr,
  311. __entry->flags, __entry->count)
  312. );
  313. TRACE_EVENT(amdgpu_vm_copy_ptes,
  314. TP_PROTO(uint64_t pe, uint64_t src, unsigned count),
  315. TP_ARGS(pe, src, count),
  316. TP_STRUCT__entry(
  317. __field(u64, pe)
  318. __field(u64, src)
  319. __field(u32, count)
  320. ),
  321. TP_fast_assign(
  322. __entry->pe = pe;
  323. __entry->src = src;
  324. __entry->count = count;
  325. ),
  326. TP_printk("pe=%010Lx, src=%010Lx, count=%u",
  327. __entry->pe, __entry->src, __entry->count)
  328. );
  329. TRACE_EVENT(amdgpu_vm_flush,
  330. TP_PROTO(struct amdgpu_ring *ring, unsigned vmid,
  331. uint64_t pd_addr),
  332. TP_ARGS(ring, vmid, pd_addr),
  333. TP_STRUCT__entry(
  334. __field(u32, ring)
  335. __field(u32, vmid)
  336. __field(u32, vm_hub)
  337. __field(u64, pd_addr)
  338. ),
  339. TP_fast_assign(
  340. __entry->ring = ring->idx;
  341. __entry->vmid = vmid;
  342. __entry->vm_hub = ring->funcs->vmhub;
  343. __entry->pd_addr = pd_addr;
  344. ),
  345. TP_printk("ring=%u, id=%u, hub=%u, pd_addr=%010Lx",
  346. __entry->ring, __entry->vmid,
  347. __entry->vm_hub,__entry->pd_addr)
  348. );
  349. DECLARE_EVENT_CLASS(amdgpu_pasid,
  350. TP_PROTO(unsigned pasid),
  351. TP_ARGS(pasid),
  352. TP_STRUCT__entry(
  353. __field(unsigned, pasid)
  354. ),
  355. TP_fast_assign(
  356. __entry->pasid = pasid;
  357. ),
  358. TP_printk("pasid=%u", __entry->pasid)
  359. );
  360. DEFINE_EVENT(amdgpu_pasid, amdgpu_pasid_allocated,
  361. TP_PROTO(unsigned pasid),
  362. TP_ARGS(pasid)
  363. );
  364. DEFINE_EVENT(amdgpu_pasid, amdgpu_pasid_freed,
  365. TP_PROTO(unsigned pasid),
  366. TP_ARGS(pasid)
  367. );
  368. TRACE_EVENT(amdgpu_bo_list_set,
  369. TP_PROTO(struct amdgpu_bo_list *list, struct amdgpu_bo *bo),
  370. TP_ARGS(list, bo),
  371. TP_STRUCT__entry(
  372. __field(struct amdgpu_bo_list *, list)
  373. __field(struct amdgpu_bo *, bo)
  374. __field(u64, bo_size)
  375. ),
  376. TP_fast_assign(
  377. __entry->list = list;
  378. __entry->bo = bo;
  379. __entry->bo_size = amdgpu_bo_size(bo);
  380. ),
  381. TP_printk("list=%p, bo=%p, bo_size=%Ld",
  382. __entry->list,
  383. __entry->bo,
  384. __entry->bo_size)
  385. );
  386. TRACE_EVENT(amdgpu_cs_bo_status,
  387. TP_PROTO(uint64_t total_bo, uint64_t total_size),
  388. TP_ARGS(total_bo, total_size),
  389. TP_STRUCT__entry(
  390. __field(u64, total_bo)
  391. __field(u64, total_size)
  392. ),
  393. TP_fast_assign(
  394. __entry->total_bo = total_bo;
  395. __entry->total_size = total_size;
  396. ),
  397. TP_printk("total_bo_size=%Ld, total_bo_count=%Ld",
  398. __entry->total_bo, __entry->total_size)
  399. );
  400. TRACE_EVENT(amdgpu_bo_move,
  401. TP_PROTO(struct amdgpu_bo* bo, uint32_t new_placement, uint32_t old_placement),
  402. TP_ARGS(bo, new_placement, old_placement),
  403. TP_STRUCT__entry(
  404. __field(struct amdgpu_bo *, bo)
  405. __field(u64, bo_size)
  406. __field(u32, new_placement)
  407. __field(u32, old_placement)
  408. ),
  409. TP_fast_assign(
  410. __entry->bo = bo;
  411. __entry->bo_size = amdgpu_bo_size(bo);
  412. __entry->new_placement = new_placement;
  413. __entry->old_placement = old_placement;
  414. ),
  415. TP_printk("bo=%p, from=%d, to=%d, size=%Ld",
  416. __entry->bo, __entry->old_placement,
  417. __entry->new_placement, __entry->bo_size)
  418. );
  419. #undef AMDGPU_JOB_GET_TIMELINE_NAME
  420. #endif
  421. /* This part must be outside protection */
  422. #undef TRACE_INCLUDE_PATH
  423. #define TRACE_INCLUDE_PATH ../../drivers/gpu/drm/amd/amdgpu
  424. #include <trace/define_trace.h>