uniphier-ld20-global.dts 2.7 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151
  1. // SPDX-License-Identifier: GPL-2.0+ OR MIT
  2. //
  3. // Device Tree Source for UniPhier LD20 Global Board
  4. //
  5. // Copyright (C) 2015-2017 Socionext Inc.
  6. // Author: Masahiro Yamada <yamada.masahiro@socionext.com>
  7. // Kunihiko Hayashi <hayashi.kunihiko@socionext.com>
  8. /dts-v1/;
  9. #include <dt-bindings/gpio/uniphier-gpio.h>
  10. #include "uniphier-ld20.dtsi"
  11. / {
  12. model = "UniPhier LD20 Global Board (REF_LD20_GP)";
  13. compatible = "socionext,uniphier-ld20-global",
  14. "socionext,uniphier-ld20";
  15. chosen {
  16. stdout-path = "serial0:115200n8";
  17. };
  18. aliases {
  19. serial0 = &serial0;
  20. serial1 = &serial1;
  21. serial2 = &serial2;
  22. serial3 = &serial3;
  23. i2c0 = &i2c0;
  24. i2c1 = &i2c1;
  25. i2c2 = &i2c2;
  26. i2c3 = &i2c3;
  27. i2c4 = &i2c4;
  28. i2c5 = &i2c5;
  29. };
  30. memory@80000000 {
  31. device_type = "memory";
  32. reg = <0 0x80000000 0 0xc0000000>;
  33. };
  34. dvdd_reg: reg-fixed {
  35. compatible = "regulator-fixed";
  36. regulator-name = "DVDD";
  37. regulator-min-microvolt = <3300000>;
  38. regulator-max-microvolt = <3300000>;
  39. };
  40. amp_vcc_reg: reg-fixed {
  41. compatible = "regulator-fixed";
  42. regulator-name = "AMP_VCC";
  43. regulator-min-microvolt = <12000000>;
  44. regulator-max-microvolt = <12000000>;
  45. };
  46. sound {
  47. compatible = "audio-graph-card";
  48. label = "UniPhier LD20";
  49. widgets = "Headphone", "Headphones";
  50. dais = <&i2s_port2
  51. &i2s_port3
  52. &i2s_port4
  53. &spdif_port0
  54. &comp_spdif_port0>;
  55. hp-det-gpio = <&gpio UNIPHIER_GPIO_IRQ(0) GPIO_ACTIVE_LOW>;
  56. };
  57. spdif-out {
  58. compatible = "linux,spdif-dit";
  59. #sound-dai-cells = <0>;
  60. port@0 {
  61. spdif_tx: endpoint {
  62. remote-endpoint = <&spdif_hiecout1>;
  63. };
  64. };
  65. };
  66. comp-spdif-out {
  67. compatible = "linux,spdif-dit";
  68. #sound-dai-cells = <0>;
  69. port@0 {
  70. comp_spdif_tx: endpoint {
  71. remote-endpoint = <&comp_spdif_hiecout1>;
  72. };
  73. };
  74. };
  75. };
  76. &serial0 {
  77. status = "okay";
  78. };
  79. &serial1 {
  80. status = "okay";
  81. };
  82. &i2s_hpcmout1 {
  83. dai-format = "i2s";
  84. remote-endpoint = <&tas_speaker>;
  85. };
  86. &spdif_hiecout1 {
  87. remote-endpoint = <&spdif_tx>;
  88. };
  89. &comp_spdif_hiecout1 {
  90. remote-endpoint = <&comp_spdif_tx>;
  91. };
  92. &i2c0 {
  93. status = "okay";
  94. tas5707@1b {
  95. compatible = "ti,tas5711";
  96. reg = <0x1b>;
  97. reset-gpios = <&gpio UNIPHIER_GPIO_PORT(0, 0) GPIO_ACTIVE_LOW>;
  98. pdn-gpios = <&gpio UNIPHIER_GPIO_PORT(0, 1) GPIO_ACTIVE_LOW>;
  99. #sound-dai-cells = <0>;
  100. AVDD-supply = <&dvdd_reg>;
  101. DVDD-supply = <&dvdd_reg>;
  102. PVDD_A-supply = <&amp_vcc_reg>;
  103. PVDD_B-supply = <&amp_vcc_reg>;
  104. PVDD_C-supply = <&amp_vcc_reg>;
  105. PVDD_D-supply = <&amp_vcc_reg>;
  106. port@0 {
  107. tas_speaker: endpoint {
  108. dai-format = "i2s";
  109. remote-endpoint = <&i2s_hpcmout1>;
  110. };
  111. };
  112. };
  113. };
  114. &eth {
  115. status = "okay";
  116. phy-mode = "rmii";
  117. pinctrl-0 = <&pinctrl_ether_rmii>;
  118. phy-handle = <&ethphy>;
  119. };
  120. &mdio {
  121. ethphy: ethphy@1 {
  122. reg = <1>;
  123. };
  124. };
  125. &nand {
  126. status = "okay";
  127. };