exynos5433-tm2.dts 2.5 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192
  1. // SPDX-License-Identifier: GPL-2.0
  2. /*
  3. * SAMSUNG Exynos5433 TM2 board device tree source
  4. *
  5. * Copyright (c) 2016 Samsung Electronics Co., Ltd.
  6. *
  7. * Device tree source file for Samsung's TM2 board which is based on
  8. * Samsung Exynos5433 SoC.
  9. */
  10. #include "exynos5433-tm2-common.dtsi"
  11. / {
  12. model = "Samsung TM2 board";
  13. compatible = "samsung,tm2", "samsung,exynos5433";
  14. };
  15. &cmu_disp {
  16. /*
  17. * TM2 and TM2e differ only by DISP_PLL rate, but define all assigned
  18. * clocks properties for DISP CMU for each board to keep them together
  19. * for easier review and maintenance.
  20. */
  21. assigned-clocks = <&cmu_disp CLK_FOUT_DISP_PLL>,
  22. <&cmu_mif CLK_DIV_SCLK_DECON_TV_ECLK>,
  23. <&cmu_disp CLK_MOUT_ACLK_DISP_333_USER>,
  24. <&cmu_disp CLK_MOUT_SCLK_DSIM0_USER>,
  25. <&cmu_disp CLK_MOUT_SCLK_DSIM0>,
  26. <&cmu_disp CLK_MOUT_SCLK_DECON_ECLK_USER>,
  27. <&cmu_disp CLK_MOUT_SCLK_DECON_ECLK>,
  28. <&cmu_disp CLK_MOUT_PHYCLK_MIPIDPHY0_RXCLKESC0_USER>,
  29. <&cmu_disp CLK_MOUT_PHYCLK_MIPIDPHY0_BITCLKDIV8_USER>,
  30. <&cmu_disp CLK_MOUT_DISP_PLL>,
  31. <&cmu_mif CLK_MOUT_SCLK_DECON_TV_ECLK_A>,
  32. <&cmu_disp CLK_MOUT_SCLK_DECON_TV_ECLK_USER>,
  33. <&cmu_disp CLK_MOUT_SCLK_DECON_TV_ECLK>;
  34. assigned-clock-parents = <0>, <0>,
  35. <&cmu_mif CLK_ACLK_DISP_333>,
  36. <&cmu_mif CLK_SCLK_DSIM0_DISP>,
  37. <&cmu_disp CLK_MOUT_SCLK_DSIM0_USER>,
  38. <&cmu_mif CLK_SCLK_DECON_ECLK_DISP>,
  39. <&cmu_disp CLK_MOUT_SCLK_DECON_ECLK_USER>,
  40. <&cmu_disp CLK_PHYCLK_MIPIDPHY0_RXCLKESC0_PHY>,
  41. <&cmu_disp CLK_PHYCLK_MIPIDPHY0_BITCLKDIV8_PHY>,
  42. <&cmu_disp CLK_FOUT_DISP_PLL>,
  43. <&cmu_mif CLK_MOUT_BUS_PLL_DIV2>,
  44. <&cmu_mif CLK_SCLK_DECON_TV_ECLK_DISP>,
  45. <&cmu_disp CLK_MOUT_SCLK_DECON_TV_ECLK_USER>;
  46. assigned-clock-rates = <250000000>, <400000000>;
  47. };
  48. &dsi {
  49. panel@0 {
  50. compatible = "samsung,s6e3ha2";
  51. reg = <0>;
  52. vdd3-supply = <&ldo27_reg>;
  53. vci-supply = <&ldo28_reg>;
  54. reset-gpios = <&gpg0 0 GPIO_ACTIVE_LOW>;
  55. enable-gpios = <&gpf1 5 GPIO_ACTIVE_HIGH>;
  56. };
  57. };
  58. &hsi2c_9 {
  59. status = "okay";
  60. touchkey@20 {
  61. compatible = "cypress,tm2-touchkey";
  62. reg = <0x20>;
  63. interrupt-parent = <&gpa3>;
  64. interrupts = <2 IRQ_TYPE_EDGE_FALLING>;
  65. vcc-supply = <&ldo32_reg>;
  66. vdd-supply = <&ldo33_reg>;
  67. };
  68. };
  69. &ldo31_reg {
  70. regulator-name = "TSP_VDD_1.85V_AP";
  71. regulator-min-microvolt = <1850000>;
  72. regulator-max-microvolt = <1850000>;
  73. };
  74. &ldo38_reg {
  75. regulator-name = "VCC_3.0V_MOTOR_AP";
  76. regulator-min-microvolt = <3000000>;
  77. regulator-max-microvolt = <3000000>;
  78. };
  79. &stmfts {
  80. touchscreen-size-x = <1439>;
  81. touchscreen-size-y = <2559>;
  82. };