meson-gxm-q200.dts 1.7 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081
  1. // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
  2. /*
  3. * Copyright (c) 2016 Endless Computers, Inc.
  4. * Author: Carlo Caione <carlo@endlessm.com>
  5. */
  6. /dts-v1/;
  7. #include <dt-bindings/input/input.h>
  8. #include "meson-gxm.dtsi"
  9. #include "meson-gx-p23x-q20x.dtsi"
  10. / {
  11. compatible = "amlogic,q200", "amlogic,s912", "amlogic,meson-gxm";
  12. model = "Amlogic Meson GXM (S912) Q200 Development Board";
  13. adc-keys {
  14. compatible = "adc-keys";
  15. io-channels = <&saradc 0>;
  16. io-channel-names = "buttons";
  17. keyup-threshold-microvolt = <1710000>;
  18. button-function {
  19. label = "Update";
  20. linux,code = <KEY_VENDOR>;
  21. press-threshold-microvolt = <10000>;
  22. };
  23. };
  24. gpio-keys-polled {
  25. compatible = "gpio-keys-polled";
  26. #address-cells = <1>;
  27. #size-cells = <0>;
  28. poll-interval = <100>;
  29. button@0 {
  30. label = "power";
  31. linux,code = <KEY_POWER>;
  32. gpios = <&gpio_ao GPIOAO_2 GPIO_ACTIVE_LOW>;
  33. };
  34. };
  35. };
  36. /* Q200 has exclusive choice between internal or external PHY */
  37. &ethmac {
  38. pinctrl-0 = <&eth_pins>;
  39. pinctrl-names = "default";
  40. /* Select external PHY by default */
  41. phy-handle = <&external_phy>;
  42. amlogic,tx-delay-ns = <2>;
  43. /* External PHY reset is shared with internal PHY Led signals */
  44. snps,reset-gpio = <&gpio GPIOZ_14 0>;
  45. snps,reset-delays-us = <0 10000 1000000>;
  46. snps,reset-active-low;
  47. /* External PHY is in RGMII */
  48. phy-mode = "rgmii";
  49. };
  50. &external_mdio {
  51. external_phy: ethernet-phy@0 {
  52. compatible = "ethernet-phy-id001c.c916", "ethernet-phy-ieee802.3-c22";
  53. reg = <0>;
  54. max-speed = <1000>;
  55. interrupt-parent = <&gpio_intc>;
  56. /* MAC_INTR on GPIOZ_15 */
  57. interrupts = <25 IRQ_TYPE_LEVEL_LOW>;
  58. };
  59. };
  60. &sd_emmc_a {
  61. brcmf: wifi@1 {
  62. reg = <1>;
  63. compatible = "brcm,bcm4329-fmac";
  64. };
  65. };