meson-gxl-s805x-p241.dts 4.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219
  1. // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
  2. /*
  3. * Copyright (c) 2018 BayLibre, SAS.
  4. * Author: Neil Armstrong <narmstrong@baylibre.com>
  5. * Author: Jerome Brunet <jbrunet@baylibre.com>
  6. */
  7. /dts-v1/;
  8. #include <dt-bindings/input/input.h>
  9. #include "meson-gxl-s905x.dtsi"
  10. / {
  11. compatible = "amlogic,p241", "amlogic,s805x", "amlogic,meson-gxl";
  12. model = "Amlogic Meson GXL (S805X) P241 Development Board";
  13. aliases {
  14. serial0 = &uart_AO;
  15. serial1 = &uart_A;
  16. ethernet0 = &ethmac;
  17. };
  18. chosen {
  19. stdout-path = "serial0:115200n8";
  20. };
  21. cvbs-connector {
  22. compatible = "composite-video-connector";
  23. port {
  24. cvbs_connector_in: endpoint {
  25. remote-endpoint = <&cvbs_vdac_out>;
  26. };
  27. };
  28. };
  29. emmc_pwrseq: emmc-pwrseq {
  30. compatible = "mmc-pwrseq-emmc";
  31. reset-gpios = <&gpio BOOT_9 GPIO_ACTIVE_LOW>;
  32. };
  33. hdmi-connector {
  34. compatible = "hdmi-connector";
  35. type = "a";
  36. port {
  37. hdmi_connector_in: endpoint {
  38. remote-endpoint = <&hdmi_tx_tmds_out>;
  39. };
  40. };
  41. };
  42. memory@0 {
  43. device_type = "memory";
  44. reg = <0x0 0x0 0x0 0x20000000>;
  45. };
  46. vddio_boot: regulator-vddio_boot {
  47. compatible = "regulator-fixed";
  48. regulator-name = "VDDIO_BOOT";
  49. regulator-min-microvolt = <1800000>;
  50. regulator-max-microvolt = <1800000>;
  51. };
  52. vddao_3v3: regulator-vddao_3v3 {
  53. compatible = "regulator-fixed";
  54. regulator-name = "VDDAO_3V3";
  55. regulator-min-microvolt = <3300000>;
  56. regulator-max-microvolt = <3300000>;
  57. };
  58. vddio_ao18: regulator-vddio_ao18 {
  59. compatible = "regulator-fixed";
  60. regulator-name = "VDDIO_AO18";
  61. regulator-min-microvolt = <1800000>;
  62. regulator-max-microvolt = <1800000>;
  63. };
  64. vcc_3v3: regulator-vcc_3v3 {
  65. compatible = "regulator-fixed";
  66. regulator-name = "VCC_3V3";
  67. regulator-min-microvolt = <3300000>;
  68. regulator-max-microvolt = <3300000>;
  69. };
  70. emmc_pwrseq: emmc-pwrseq {
  71. compatible = "mmc-pwrseq-emmc";
  72. reset-gpios = <&gpio BOOT_9 GPIO_ACTIVE_LOW>;
  73. };
  74. wifi32k: wifi32k {
  75. compatible = "pwm-clock";
  76. #clock-cells = <0>;
  77. clock-frequency = <32768>;
  78. pwms = <&pwm_ef 0 30518 0>; /* PWM_E at 32.768KHz */
  79. };
  80. sdio_pwrseq: sdio-pwrseq {
  81. compatible = "mmc-pwrseq-simple";
  82. reset-gpios = <&gpio GPIOX_6 GPIO_ACTIVE_LOW>;
  83. clocks = <&wifi32k>;
  84. clock-names = "ext_clock";
  85. };
  86. };
  87. &cec_AO {
  88. status = "okay";
  89. pinctrl-0 = <&ao_cec_pins>;
  90. pinctrl-names = "default";
  91. hdmi-phandle = <&hdmi_tx>;
  92. };
  93. &cvbs_vdac_port {
  94. cvbs_vdac_out: endpoint {
  95. remote-endpoint = <&cvbs_connector_in>;
  96. };
  97. };
  98. &ethmac {
  99. status = "okay";
  100. };
  101. &internal_phy {
  102. pinctrl-0 = <&eth_link_led_pins>, <&eth_act_led_pins>;
  103. pinctrl-names = "default";
  104. };
  105. &ir {
  106. status = "okay";
  107. pinctrl-0 = <&remote_input_ao_pins>;
  108. pinctrl-names = "default";
  109. };
  110. &hdmi_tx {
  111. status = "okay";
  112. pinctrl-0 = <&hdmi_hpd_pins>, <&hdmi_i2c_pins>;
  113. pinctrl-names = "default";
  114. };
  115. &hdmi_tx_tmds_port {
  116. hdmi_tx_tmds_out: endpoint {
  117. remote-endpoint = <&hdmi_connector_in>;
  118. };
  119. };
  120. &saradc {
  121. status = "okay";
  122. vref-supply = <&vddio_ao18>;
  123. };
  124. /* Wireless SDIO Module */
  125. &sd_emmc_a {
  126. status = "okay";
  127. pinctrl-0 = <&sdio_pins>;
  128. pinctrl-1 = <&sdio_clk_gate_pins>;
  129. pinctrl-names = "default", "clk-gate";
  130. #address-cells = <1>;
  131. #size-cells = <0>;
  132. bus-width = <4>;
  133. cap-sd-highspeed;
  134. max-frequency = <100000000>;
  135. non-removable;
  136. disable-wp;
  137. mmc-pwrseq = <&sdio_pwrseq>;
  138. vmmc-supply = <&vddao_3v3>;
  139. vqmmc-supply = <&vddio_boot>;
  140. };
  141. /* eMMC */
  142. &sd_emmc_c {
  143. status = "okay";
  144. pinctrl-0 = <&emmc_pins>, <&emmc_ds_pins>;
  145. pinctrl-1 = <&emmc_clk_gate_pins>;
  146. pinctrl-names = "default", "clk-gate";
  147. bus-width = <8>;
  148. cap-mmc-highspeed;
  149. max-frequency = <200000000>;
  150. non-removable;
  151. disable-wp;
  152. mmc-ddr-1_8v;
  153. mmc-hs200-1_8v;
  154. mmc-pwrseq = <&emmc_pwrseq>;
  155. vmmc-supply = <&vcc_3v3>;
  156. vqmmc-supply = <&vddio_boot>;
  157. };
  158. &pwm_ef {
  159. status = "okay";
  160. pinctrl-0 = <&pwm_e_pins>;
  161. pinctrl-names = "default";
  162. clocks = <&clkc CLKID_FCLK_DIV4>;
  163. clock-names = "clkin0";
  164. };
  165. /* This is connected to the Bluetooth module: */
  166. &uart_A {
  167. status = "okay";
  168. pinctrl-0 = <&uart_a_pins>, <&uart_a_cts_rts_pins>;
  169. pinctrl-names = "default";
  170. uart-has-rtscts;
  171. };
  172. &uart_AO {
  173. status = "okay";
  174. pinctrl-0 = <&uart_ao_a_pins>;
  175. pinctrl-names = "default";
  176. };
  177. &usb0 {
  178. status = "okay";
  179. };