common.h 1.5 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152
  1. /*
  2. * This file contains common function prototypes to avoid externs
  3. * in the c files.
  4. *
  5. * Copyright (C) 2011 Xilinx
  6. *
  7. * This software is licensed under the terms of the GNU General Public
  8. * License version 2, as published by the Free Software Foundation, and
  9. * may be copied, distributed, and modified under those terms.
  10. *
  11. * This program is distributed in the hope that it will be useful,
  12. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  13. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  14. * GNU General Public License for more details.
  15. */
  16. #ifndef __MACH_ZYNQ_COMMON_H__
  17. #define __MACH_ZYNQ_COMMON_H__
  18. extern int zynq_slcr_init(void);
  19. extern int zynq_early_slcr_init(void);
  20. extern void zynq_slcr_cpu_stop(int cpu);
  21. extern void zynq_slcr_cpu_start(int cpu);
  22. extern bool zynq_slcr_cpu_state_read(int cpu);
  23. extern void zynq_slcr_cpu_state_write(int cpu, bool die);
  24. extern u32 zynq_slcr_get_device_id(void);
  25. #ifdef CONFIG_SMP
  26. extern char zynq_secondary_trampoline;
  27. extern char zynq_secondary_trampoline_jump;
  28. extern char zynq_secondary_trampoline_end;
  29. extern int zynq_cpun_start(u32 address, int cpu);
  30. extern const struct smp_operations zynq_smp_ops;
  31. #endif
  32. extern void __iomem *zynq_scu_base;
  33. void zynq_pm_late_init(void);
  34. static inline void zynq_core_pm_init(void)
  35. {
  36. /* A9 clock gating */
  37. asm volatile ("mrc p15, 0, r12, c15, c0, 0\n"
  38. "orr r12, r12, #1\n"
  39. "mcr p15, 0, r12, c15, c0, 0\n"
  40. : /* no outputs */
  41. : /* no inputs */
  42. : "r12");
  43. }
  44. #endif