platsmp.c 4.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142
  1. /*
  2. * Copyright 2010-2011 Calxeda, Inc.
  3. * Copyright 2012 Pavel Machek <pavel@denx.de>
  4. * Based on platsmp.c, Copyright (C) 2002 ARM Ltd.
  5. * Copyright (C) 2012 Altera Corporation
  6. *
  7. * This program is free software; you can redistribute it and/or modify it
  8. * under the terms and conditions of the GNU General Public License,
  9. * version 2, as published by the Free Software Foundation.
  10. *
  11. * This program is distributed in the hope it will be useful, but WITHOUT
  12. * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  13. * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
  14. * more details.
  15. *
  16. * You should have received a copy of the GNU General Public License along with
  17. * this program. If not, see <http://www.gnu.org/licenses/>.
  18. */
  19. #include <linux/delay.h>
  20. #include <linux/init.h>
  21. #include <linux/smp.h>
  22. #include <linux/io.h>
  23. #include <linux/of.h>
  24. #include <linux/of_address.h>
  25. #include <asm/cacheflush.h>
  26. #include <asm/smp_scu.h>
  27. #include <asm/smp_plat.h>
  28. #include "core.h"
  29. static int socfpga_boot_secondary(unsigned int cpu, struct task_struct *idle)
  30. {
  31. int trampoline_size = &secondary_trampoline_end - &secondary_trampoline;
  32. if (socfpga_cpu1start_addr) {
  33. /* This will put CPU #1 into reset. */
  34. writel(RSTMGR_MPUMODRST_CPU1,
  35. rst_manager_base_addr + SOCFPGA_RSTMGR_MODMPURST);
  36. memcpy(phys_to_virt(0), &secondary_trampoline, trampoline_size);
  37. writel(__pa_symbol(secondary_startup),
  38. sys_manager_base_addr + (socfpga_cpu1start_addr & 0x000000ff));
  39. flush_cache_all();
  40. smp_wmb();
  41. outer_clean_range(0, trampoline_size);
  42. /* This will release CPU #1 out of reset. */
  43. writel(0, rst_manager_base_addr + SOCFPGA_RSTMGR_MODMPURST);
  44. }
  45. return 0;
  46. }
  47. static int socfpga_a10_boot_secondary(unsigned int cpu, struct task_struct *idle)
  48. {
  49. int trampoline_size = &secondary_trampoline_end - &secondary_trampoline;
  50. if (socfpga_cpu1start_addr) {
  51. writel(RSTMGR_MPUMODRST_CPU1, rst_manager_base_addr +
  52. SOCFPGA_A10_RSTMGR_MODMPURST);
  53. memcpy(phys_to_virt(0), &secondary_trampoline, trampoline_size);
  54. writel(__pa_symbol(secondary_startup),
  55. sys_manager_base_addr + (socfpga_cpu1start_addr & 0x00000fff));
  56. flush_cache_all();
  57. smp_wmb();
  58. outer_clean_range(0, trampoline_size);
  59. /* This will release CPU #1 out of reset. */
  60. writel(0, rst_manager_base_addr + SOCFPGA_A10_RSTMGR_MODMPURST);
  61. }
  62. return 0;
  63. }
  64. static void __init socfpga_smp_prepare_cpus(unsigned int max_cpus)
  65. {
  66. struct device_node *np;
  67. void __iomem *socfpga_scu_base_addr;
  68. np = of_find_compatible_node(NULL, NULL, "arm,cortex-a9-scu");
  69. if (!np) {
  70. pr_err("%s: missing scu\n", __func__);
  71. return;
  72. }
  73. socfpga_scu_base_addr = of_iomap(np, 0);
  74. if (!socfpga_scu_base_addr)
  75. return;
  76. scu_enable(socfpga_scu_base_addr);
  77. }
  78. #ifdef CONFIG_HOTPLUG_CPU
  79. /*
  80. * platform-specific code to shutdown a CPU
  81. *
  82. * Called with IRQs disabled
  83. */
  84. static void socfpga_cpu_die(unsigned int cpu)
  85. {
  86. /* Do WFI. If we wake up early, go back into WFI */
  87. while (1)
  88. cpu_do_idle();
  89. }
  90. /*
  91. * We need a dummy function so that platform_can_cpu_hotplug() knows
  92. * we support CPU hotplug. However, the function does not need to do
  93. * anything, because CPUs going offline just do WFI. We could reset
  94. * the CPUs but it would increase power consumption.
  95. */
  96. static int socfpga_cpu_kill(unsigned int cpu)
  97. {
  98. return 1;
  99. }
  100. #endif
  101. static const struct smp_operations socfpga_smp_ops __initconst = {
  102. .smp_prepare_cpus = socfpga_smp_prepare_cpus,
  103. .smp_boot_secondary = socfpga_boot_secondary,
  104. #ifdef CONFIG_HOTPLUG_CPU
  105. .cpu_die = socfpga_cpu_die,
  106. .cpu_kill = socfpga_cpu_kill,
  107. #endif
  108. };
  109. static const struct smp_operations socfpga_a10_smp_ops __initconst = {
  110. .smp_prepare_cpus = socfpga_smp_prepare_cpus,
  111. .smp_boot_secondary = socfpga_a10_boot_secondary,
  112. #ifdef CONFIG_HOTPLUG_CPU
  113. .cpu_die = socfpga_cpu_die,
  114. .cpu_kill = socfpga_cpu_kill,
  115. #endif
  116. };
  117. CPU_METHOD_OF_DECLARE(socfpga_smp, "altr,socfpga-smp", &socfpga_smp_ops);
  118. CPU_METHOD_OF_DECLARE(socfpga_a10_smp, "altr,socfpga-a10-smp", &socfpga_a10_smp_ops);