skeleton_hs.dtsi 1.0 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253
  1. /*
  2. * Copyright (C) 2016 Synopsys, Inc. (www.synopsys.com)
  3. *
  4. * This program is free software; you can redistribute it and/or modify
  5. * it under the terms of the GNU General Public License version 2 as
  6. * published by the Free Software Foundation.
  7. */
  8. / {
  9. compatible = "snps,arc";
  10. #address-cells = <1>;
  11. #size-cells = <1>;
  12. chosen { };
  13. aliases { };
  14. cpus {
  15. #address-cells = <1>;
  16. #size-cells = <0>;
  17. cpu@0 {
  18. device_type = "cpu";
  19. compatible = "snps,archs38";
  20. reg = <0>;
  21. clocks = <&core_clk>;
  22. };
  23. };
  24. /* TIMER0 with interrupt for clockevent */
  25. timer0 {
  26. compatible = "snps,arc-timer";
  27. interrupts = <16>;
  28. interrupt-parent = <&core_intc>;
  29. clocks = <&core_clk>;
  30. };
  31. /* 64-bit Local RTC: preferred clocksource for UP */
  32. rtc {
  33. compatible = "snps,archs-timer-rtc";
  34. clocks = <&core_clk>;
  35. };
  36. /* TIMER1 for free running clocksource: Fallback if rtc not found */
  37. timer1 {
  38. compatible = "snps,arc-timer";
  39. clocks = <&core_clk>;
  40. };
  41. memory {
  42. device_type = "memory";
  43. reg = <0x80000000 0x10000000>; /* 256M */
  44. };
  45. };