arm_arch_timer.h 2.9 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120
  1. /*
  2. * Copyright (C) 2012 ARM Ltd.
  3. *
  4. * This program is free software; you can redistribute it and/or modify
  5. * it under the terms of the GNU General Public License version 2 as
  6. * published by the Free Software Foundation.
  7. *
  8. * This program is distributed in the hope that it will be useful,
  9. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  10. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  11. * GNU General Public License for more details.
  12. *
  13. * You should have received a copy of the GNU General Public License
  14. * along with this program. If not, see <http://www.gnu.org/licenses/>.
  15. */
  16. #ifndef __CLKSOURCE_ARM_ARCH_TIMER_H
  17. #define __CLKSOURCE_ARM_ARCH_TIMER_H
  18. #include <linux/bitops.h>
  19. #include <linux/timecounter.h>
  20. #include <linux/types.h>
  21. #define ARCH_TIMER_TYPE_CP15 BIT(0)
  22. #define ARCH_TIMER_TYPE_MEM BIT(1)
  23. #define ARCH_TIMER_CTRL_ENABLE (1 << 0)
  24. #define ARCH_TIMER_CTRL_IT_MASK (1 << 1)
  25. #define ARCH_TIMER_CTRL_IT_STAT (1 << 2)
  26. #define CNTHCTL_EL1PCTEN (1 << 0)
  27. #define CNTHCTL_EL1PCEN (1 << 1)
  28. #define CNTHCTL_EVNTEN (1 << 2)
  29. #define CNTHCTL_EVNTDIR (1 << 3)
  30. #define CNTHCTL_EVNTI (0xF << 4)
  31. enum arch_timer_reg {
  32. ARCH_TIMER_REG_CTRL,
  33. ARCH_TIMER_REG_TVAL,
  34. };
  35. enum arch_timer_ppi_nr {
  36. ARCH_TIMER_PHYS_SECURE_PPI,
  37. ARCH_TIMER_PHYS_NONSECURE_PPI,
  38. ARCH_TIMER_VIRT_PPI,
  39. ARCH_TIMER_HYP_PPI,
  40. ARCH_TIMER_MAX_TIMER_PPI
  41. };
  42. enum arch_timer_spi_nr {
  43. ARCH_TIMER_PHYS_SPI,
  44. ARCH_TIMER_VIRT_SPI,
  45. ARCH_TIMER_MAX_TIMER_SPI
  46. };
  47. #define ARCH_TIMER_PHYS_ACCESS 0
  48. #define ARCH_TIMER_VIRT_ACCESS 1
  49. #define ARCH_TIMER_MEM_PHYS_ACCESS 2
  50. #define ARCH_TIMER_MEM_VIRT_ACCESS 3
  51. #define ARCH_TIMER_MEM_MAX_FRAMES 8
  52. #define ARCH_TIMER_USR_PCT_ACCESS_EN (1 << 0) /* physical counter */
  53. #define ARCH_TIMER_USR_VCT_ACCESS_EN (1 << 1) /* virtual counter */
  54. #define ARCH_TIMER_VIRT_EVT_EN (1 << 2)
  55. #define ARCH_TIMER_EVT_TRIGGER_SHIFT (4)
  56. #define ARCH_TIMER_EVT_TRIGGER_MASK (0xF << ARCH_TIMER_EVT_TRIGGER_SHIFT)
  57. #define ARCH_TIMER_USR_VT_ACCESS_EN (1 << 8) /* virtual timer registers */
  58. #define ARCH_TIMER_USR_PT_ACCESS_EN (1 << 9) /* physical timer registers */
  59. #define ARCH_TIMER_EVT_STREAM_PERIOD_US 100
  60. #define ARCH_TIMER_EVT_STREAM_FREQ \
  61. (USEC_PER_SEC / ARCH_TIMER_EVT_STREAM_PERIOD_US)
  62. struct arch_timer_kvm_info {
  63. struct timecounter timecounter;
  64. int virtual_irq;
  65. };
  66. struct arch_timer_mem_frame {
  67. bool valid;
  68. phys_addr_t cntbase;
  69. size_t size;
  70. int phys_irq;
  71. int virt_irq;
  72. };
  73. struct arch_timer_mem {
  74. phys_addr_t cntctlbase;
  75. size_t size;
  76. struct arch_timer_mem_frame frame[ARCH_TIMER_MEM_MAX_FRAMES];
  77. };
  78. #ifdef CONFIG_ARM_ARCH_TIMER
  79. extern u32 arch_timer_get_rate(void);
  80. extern u64 (*arch_timer_read_counter)(void);
  81. extern struct arch_timer_kvm_info *arch_timer_get_kvm_info(void);
  82. extern bool arch_timer_evtstrm_available(void);
  83. #else
  84. static inline u32 arch_timer_get_rate(void)
  85. {
  86. return 0;
  87. }
  88. static inline u64 arch_timer_read_counter(void)
  89. {
  90. return 0;
  91. }
  92. static inline bool arch_timer_evtstrm_available(void)
  93. {
  94. return false;
  95. }
  96. #endif
  97. #endif