iomap.h 3.2 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495
  1. /* SPDX-License-Identifier: GPL-2.0 */
  2. #ifndef __GENERIC_IO_H
  3. #define __GENERIC_IO_H
  4. #include <linux/linkage.h>
  5. #include <asm/byteorder.h>
  6. /*
  7. * These are the "generic" interfaces for doing new-style
  8. * memory-mapped or PIO accesses. Architectures may do
  9. * their own arch-optimized versions, these just act as
  10. * wrappers around the old-style IO register access functions:
  11. * read[bwl]/write[bwl]/in[bwl]/out[bwl]
  12. *
  13. * Don't include this directly, include it from <asm/io.h>.
  14. */
  15. /*
  16. * Read/write from/to an (offsettable) iomem cookie. It might be a PIO
  17. * access or a MMIO access, these functions don't care. The info is
  18. * encoded in the hardware mapping set up by the mapping functions
  19. * (or the cookie itself, depending on implementation and hw).
  20. *
  21. * The generic routines just encode the PIO/MMIO as part of the
  22. * cookie, and coldly assume that the MMIO IO mappings are not
  23. * in the low address range. Architectures for which this is not
  24. * true can't use this generic implementation.
  25. */
  26. extern unsigned int ioread8(void __iomem *);
  27. extern unsigned int ioread16(void __iomem *);
  28. extern unsigned int ioread16be(void __iomem *);
  29. extern unsigned int ioread32(void __iomem *);
  30. extern unsigned int ioread32be(void __iomem *);
  31. #ifdef CONFIG_64BIT
  32. extern u64 ioread64(void __iomem *);
  33. extern u64 ioread64be(void __iomem *);
  34. #endif
  35. extern void iowrite8(u8, void __iomem *);
  36. extern void iowrite16(u16, void __iomem *);
  37. extern void iowrite16be(u16, void __iomem *);
  38. extern void iowrite32(u32, void __iomem *);
  39. extern void iowrite32be(u32, void __iomem *);
  40. #ifdef CONFIG_64BIT
  41. extern void iowrite64(u64, void __iomem *);
  42. extern void iowrite64be(u64, void __iomem *);
  43. #endif
  44. /*
  45. * "string" versions of the above. Note that they
  46. * use native byte ordering for the accesses (on
  47. * the assumption that IO and memory agree on a
  48. * byte order, and CPU byteorder is irrelevant).
  49. *
  50. * They do _not_ update the port address. If you
  51. * want MMIO that copies stuff laid out in MMIO
  52. * memory across multiple ports, use "memcpy_toio()"
  53. * and friends.
  54. */
  55. extern void ioread8_rep(void __iomem *port, void *buf, unsigned long count);
  56. extern void ioread16_rep(void __iomem *port, void *buf, unsigned long count);
  57. extern void ioread32_rep(void __iomem *port, void *buf, unsigned long count);
  58. extern void iowrite8_rep(void __iomem *port, const void *buf, unsigned long count);
  59. extern void iowrite16_rep(void __iomem *port, const void *buf, unsigned long count);
  60. extern void iowrite32_rep(void __iomem *port, const void *buf, unsigned long count);
  61. #ifdef CONFIG_HAS_IOPORT_MAP
  62. /* Create a virtual mapping cookie for an IO port range */
  63. extern void __iomem *ioport_map(unsigned long port, unsigned int nr);
  64. extern void ioport_unmap(void __iomem *);
  65. #endif
  66. #ifndef ARCH_HAS_IOREMAP_WC
  67. #define ioremap_wc ioremap_nocache
  68. #endif
  69. #ifndef ARCH_HAS_IOREMAP_WT
  70. #define ioremap_wt ioremap_nocache
  71. #endif
  72. #ifdef CONFIG_PCI
  73. /* Destroy a virtual mapping cookie for a PCI BAR (memory or IO) */
  74. struct pci_dev;
  75. extern void pci_iounmap(struct pci_dev *dev, void __iomem *);
  76. #elif defined(CONFIG_GENERIC_IOMAP)
  77. struct pci_dev;
  78. static inline void pci_iounmap(struct pci_dev *dev, void __iomem *addr)
  79. { }
  80. #endif
  81. #include <asm-generic/pci_iomap.h>
  82. #endif