qla_tmpl.c 28 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050
  1. /*
  2. * QLogic Fibre Channel HBA Driver
  3. * Copyright (c) 2003-2014 QLogic Corporation
  4. *
  5. * See LICENSE.qla2xxx for copyright and licensing details.
  6. */
  7. #include "qla_def.h"
  8. #include "qla_tmpl.h"
  9. /* note default template is in big endian */
  10. static const uint32_t ql27xx_fwdt_default_template[] = {
  11. 0x63000000, 0xa4000000, 0x7c050000, 0x00000000,
  12. 0x30000000, 0x01000000, 0x00000000, 0xc0406eb4,
  13. 0x00000000, 0x00000000, 0x00000000, 0x00000000,
  14. 0x00000000, 0x00000000, 0x00000000, 0x00000000,
  15. 0x00000000, 0x00000000, 0x00000000, 0x00000000,
  16. 0x00000000, 0x00000000, 0x00000000, 0x00000000,
  17. 0x00000000, 0x00000000, 0x00000000, 0x00000000,
  18. 0x00000000, 0x00000000, 0x00000000, 0x00000000,
  19. 0x00000000, 0x00000000, 0x00000000, 0x00000000,
  20. 0x00000000, 0x00000000, 0x00000000, 0x00000000,
  21. 0x00000000, 0x04010000, 0x14000000, 0x00000000,
  22. 0x02000000, 0x44000000, 0x09010000, 0x10000000,
  23. 0x00000000, 0x02000000, 0x01010000, 0x1c000000,
  24. 0x00000000, 0x02000000, 0x00600000, 0x00000000,
  25. 0xc0000000, 0x01010000, 0x1c000000, 0x00000000,
  26. 0x02000000, 0x00600000, 0x00000000, 0xcc000000,
  27. 0x01010000, 0x1c000000, 0x00000000, 0x02000000,
  28. 0x10600000, 0x00000000, 0xd4000000, 0x01010000,
  29. 0x1c000000, 0x00000000, 0x02000000, 0x700f0000,
  30. 0x00000060, 0xf0000000, 0x00010000, 0x18000000,
  31. 0x00000000, 0x02000000, 0x00700000, 0x041000c0,
  32. 0x00010000, 0x18000000, 0x00000000, 0x02000000,
  33. 0x10700000, 0x041000c0, 0x00010000, 0x18000000,
  34. 0x00000000, 0x02000000, 0x40700000, 0x041000c0,
  35. 0x01010000, 0x1c000000, 0x00000000, 0x02000000,
  36. 0x007c0000, 0x01000000, 0xc0000000, 0x00010000,
  37. 0x18000000, 0x00000000, 0x02000000, 0x007c0000,
  38. 0x040300c4, 0x00010000, 0x18000000, 0x00000000,
  39. 0x02000000, 0x007c0000, 0x040100c0, 0x01010000,
  40. 0x1c000000, 0x00000000, 0x02000000, 0x007c0000,
  41. 0x00000000, 0xc0000000, 0x00010000, 0x18000000,
  42. 0x00000000, 0x02000000, 0x007c0000, 0x04200000,
  43. 0x0b010000, 0x18000000, 0x00000000, 0x02000000,
  44. 0x0c000000, 0x00000000, 0x02010000, 0x20000000,
  45. 0x00000000, 0x02000000, 0x700f0000, 0x040100fc,
  46. 0xf0000000, 0x000000b0, 0x02010000, 0x20000000,
  47. 0x00000000, 0x02000000, 0x700f0000, 0x040100fc,
  48. 0xf0000000, 0x000010b0, 0x02010000, 0x20000000,
  49. 0x00000000, 0x02000000, 0x700f0000, 0x040100fc,
  50. 0xf0000000, 0x000020b0, 0x02010000, 0x20000000,
  51. 0x00000000, 0x02000000, 0x700f0000, 0x040100fc,
  52. 0xf0000000, 0x000030b0, 0x02010000, 0x20000000,
  53. 0x00000000, 0x02000000, 0x700f0000, 0x040100fc,
  54. 0xf0000000, 0x000040b0, 0x02010000, 0x20000000,
  55. 0x00000000, 0x02000000, 0x700f0000, 0x040100fc,
  56. 0xf0000000, 0x000050b0, 0x02010000, 0x20000000,
  57. 0x00000000, 0x02000000, 0x700f0000, 0x040100fc,
  58. 0xf0000000, 0x000060b0, 0x02010000, 0x20000000,
  59. 0x00000000, 0x02000000, 0x700f0000, 0x040100fc,
  60. 0xf0000000, 0x000070b0, 0x02010000, 0x20000000,
  61. 0x00000000, 0x02000000, 0x700f0000, 0x040100fc,
  62. 0xf0000000, 0x000080b0, 0x02010000, 0x20000000,
  63. 0x00000000, 0x02000000, 0x700f0000, 0x040100fc,
  64. 0xf0000000, 0x000090b0, 0x02010000, 0x20000000,
  65. 0x00000000, 0x02000000, 0x700f0000, 0x040100fc,
  66. 0xf0000000, 0x0000a0b0, 0x00010000, 0x18000000,
  67. 0x00000000, 0x02000000, 0x0a000000, 0x040100c0,
  68. 0x00010000, 0x18000000, 0x00000000, 0x02000000,
  69. 0x0a000000, 0x04200080, 0x00010000, 0x18000000,
  70. 0x00000000, 0x02000000, 0x00be0000, 0x041000c0,
  71. 0x00010000, 0x18000000, 0x00000000, 0x02000000,
  72. 0x10be0000, 0x041000c0, 0x00010000, 0x18000000,
  73. 0x00000000, 0x02000000, 0x20be0000, 0x041000c0,
  74. 0x00010000, 0x18000000, 0x00000000, 0x02000000,
  75. 0x30be0000, 0x041000c0, 0x00010000, 0x18000000,
  76. 0x00000000, 0x02000000, 0x00b00000, 0x041000c0,
  77. 0x00010000, 0x18000000, 0x00000000, 0x02000000,
  78. 0x10b00000, 0x041000c0, 0x00010000, 0x18000000,
  79. 0x00000000, 0x02000000, 0x20b00000, 0x041000c0,
  80. 0x00010000, 0x18000000, 0x00000000, 0x02000000,
  81. 0x30b00000, 0x041000c0, 0x00010000, 0x18000000,
  82. 0x00000000, 0x02000000, 0x00300000, 0x041000c0,
  83. 0x00010000, 0x18000000, 0x00000000, 0x02000000,
  84. 0x10300000, 0x041000c0, 0x00010000, 0x18000000,
  85. 0x00000000, 0x02000000, 0x20300000, 0x041000c0,
  86. 0x00010000, 0x18000000, 0x00000000, 0x02000000,
  87. 0x30300000, 0x041000c0, 0x0a010000, 0x10000000,
  88. 0x00000000, 0x02000000, 0x06010000, 0x1c000000,
  89. 0x00000000, 0x02000000, 0x01000000, 0x00000200,
  90. 0xff230200, 0x06010000, 0x1c000000, 0x00000000,
  91. 0x02000000, 0x02000000, 0x00001000, 0x00000000,
  92. 0x07010000, 0x18000000, 0x00000000, 0x02000000,
  93. 0x00000000, 0x01000000, 0x07010000, 0x18000000,
  94. 0x00000000, 0x02000000, 0x00000000, 0x02000000,
  95. 0x07010000, 0x18000000, 0x00000000, 0x02000000,
  96. 0x00000000, 0x03000000, 0x0d010000, 0x14000000,
  97. 0x00000000, 0x02000000, 0x00000000, 0xff000000,
  98. 0x10000000, 0x00000000, 0x00000080,
  99. };
  100. static inline void __iomem *
  101. qla27xx_isp_reg(struct scsi_qla_host *vha)
  102. {
  103. return &vha->hw->iobase->isp24;
  104. }
  105. static inline void
  106. qla27xx_insert16(uint16_t value, void *buf, ulong *len)
  107. {
  108. if (buf) {
  109. buf += *len;
  110. *(__le16 *)buf = cpu_to_le16(value);
  111. }
  112. *len += sizeof(value);
  113. }
  114. static inline void
  115. qla27xx_insert32(uint32_t value, void *buf, ulong *len)
  116. {
  117. if (buf) {
  118. buf += *len;
  119. *(__le32 *)buf = cpu_to_le32(value);
  120. }
  121. *len += sizeof(value);
  122. }
  123. static inline void
  124. qla27xx_insertbuf(void *mem, ulong size, void *buf, ulong *len)
  125. {
  126. if (buf && mem && size) {
  127. buf += *len;
  128. memcpy(buf, mem, size);
  129. }
  130. *len += size;
  131. }
  132. static inline void
  133. qla27xx_read8(void __iomem *window, void *buf, ulong *len)
  134. {
  135. uint8_t value = ~0;
  136. if (buf) {
  137. value = RD_REG_BYTE(window);
  138. }
  139. qla27xx_insert32(value, buf, len);
  140. }
  141. static inline void
  142. qla27xx_read16(void __iomem *window, void *buf, ulong *len)
  143. {
  144. uint16_t value = ~0;
  145. if (buf) {
  146. value = RD_REG_WORD(window);
  147. }
  148. qla27xx_insert32(value, buf, len);
  149. }
  150. static inline void
  151. qla27xx_read32(void __iomem *window, void *buf, ulong *len)
  152. {
  153. uint32_t value = ~0;
  154. if (buf) {
  155. value = RD_REG_DWORD(window);
  156. }
  157. qla27xx_insert32(value, buf, len);
  158. }
  159. static inline void (*qla27xx_read_vector(uint width))(void __iomem*, void *, ulong *)
  160. {
  161. return
  162. (width == 1) ? qla27xx_read8 :
  163. (width == 2) ? qla27xx_read16 :
  164. qla27xx_read32;
  165. }
  166. static inline void
  167. qla27xx_read_reg(__iomem struct device_reg_24xx *reg,
  168. uint offset, void *buf, ulong *len)
  169. {
  170. void __iomem *window = (void __iomem *)reg + offset;
  171. qla27xx_read32(window, buf, len);
  172. }
  173. static inline void
  174. qla27xx_write_reg(__iomem struct device_reg_24xx *reg,
  175. uint offset, uint32_t data, void *buf)
  176. {
  177. __iomem void *window = (void __iomem *)reg + offset;
  178. if (buf) {
  179. WRT_REG_DWORD(window, data);
  180. }
  181. }
  182. static inline void
  183. qla27xx_read_window(__iomem struct device_reg_24xx *reg,
  184. uint32_t addr, uint offset, uint count, uint width, void *buf,
  185. ulong *len)
  186. {
  187. void __iomem *window = (void __iomem *)reg + offset;
  188. void (*readn)(void __iomem*, void *, ulong *) = qla27xx_read_vector(width);
  189. qla27xx_write_reg(reg, IOBASE_ADDR, addr, buf);
  190. while (count--) {
  191. qla27xx_insert32(addr, buf, len);
  192. readn(window, buf, len);
  193. window += width;
  194. addr++;
  195. }
  196. }
  197. static inline void
  198. qla27xx_skip_entry(struct qla27xx_fwdt_entry *ent, void *buf)
  199. {
  200. if (buf)
  201. ent->hdr.driver_flags |= DRIVER_FLAG_SKIP_ENTRY;
  202. }
  203. static int
  204. qla27xx_fwdt_entry_t0(struct scsi_qla_host *vha,
  205. struct qla27xx_fwdt_entry *ent, void *buf, ulong *len)
  206. {
  207. ql_dbg(ql_dbg_misc, vha, 0xd100,
  208. "%s: nop [%lx]\n", __func__, *len);
  209. qla27xx_skip_entry(ent, buf);
  210. return false;
  211. }
  212. static int
  213. qla27xx_fwdt_entry_t255(struct scsi_qla_host *vha,
  214. struct qla27xx_fwdt_entry *ent, void *buf, ulong *len)
  215. {
  216. ql_dbg(ql_dbg_misc, vha, 0xd1ff,
  217. "%s: end [%lx]\n", __func__, *len);
  218. qla27xx_skip_entry(ent, buf);
  219. /* terminate */
  220. return true;
  221. }
  222. static int
  223. qla27xx_fwdt_entry_t256(struct scsi_qla_host *vha,
  224. struct qla27xx_fwdt_entry *ent, void *buf, ulong *len)
  225. {
  226. struct device_reg_24xx __iomem *reg = qla27xx_isp_reg(vha);
  227. ql_dbg(ql_dbg_misc, vha, 0xd200,
  228. "%s: rdio t1 [%lx]\n", __func__, *len);
  229. qla27xx_read_window(reg, ent->t256.base_addr, ent->t256.pci_offset,
  230. ent->t256.reg_count, ent->t256.reg_width, buf, len);
  231. return false;
  232. }
  233. static int
  234. qla27xx_fwdt_entry_t257(struct scsi_qla_host *vha,
  235. struct qla27xx_fwdt_entry *ent, void *buf, ulong *len)
  236. {
  237. struct device_reg_24xx __iomem *reg = qla27xx_isp_reg(vha);
  238. ql_dbg(ql_dbg_misc, vha, 0xd201,
  239. "%s: wrio t1 [%lx]\n", __func__, *len);
  240. qla27xx_write_reg(reg, IOBASE_ADDR, ent->t257.base_addr, buf);
  241. qla27xx_write_reg(reg, ent->t257.pci_offset, ent->t257.write_data, buf);
  242. return false;
  243. }
  244. static int
  245. qla27xx_fwdt_entry_t258(struct scsi_qla_host *vha,
  246. struct qla27xx_fwdt_entry *ent, void *buf, ulong *len)
  247. {
  248. struct device_reg_24xx __iomem *reg = qla27xx_isp_reg(vha);
  249. ql_dbg(ql_dbg_misc, vha, 0xd202,
  250. "%s: rdio t2 [%lx]\n", __func__, *len);
  251. qla27xx_write_reg(reg, ent->t258.banksel_offset, ent->t258.bank, buf);
  252. qla27xx_read_window(reg, ent->t258.base_addr, ent->t258.pci_offset,
  253. ent->t258.reg_count, ent->t258.reg_width, buf, len);
  254. return false;
  255. }
  256. static int
  257. qla27xx_fwdt_entry_t259(struct scsi_qla_host *vha,
  258. struct qla27xx_fwdt_entry *ent, void *buf, ulong *len)
  259. {
  260. struct device_reg_24xx __iomem *reg = qla27xx_isp_reg(vha);
  261. ql_dbg(ql_dbg_misc, vha, 0xd203,
  262. "%s: wrio t2 [%lx]\n", __func__, *len);
  263. qla27xx_write_reg(reg, IOBASE_ADDR, ent->t259.base_addr, buf);
  264. qla27xx_write_reg(reg, ent->t259.banksel_offset, ent->t259.bank, buf);
  265. qla27xx_write_reg(reg, ent->t259.pci_offset, ent->t259.write_data, buf);
  266. return false;
  267. }
  268. static int
  269. qla27xx_fwdt_entry_t260(struct scsi_qla_host *vha,
  270. struct qla27xx_fwdt_entry *ent, void *buf, ulong *len)
  271. {
  272. struct device_reg_24xx __iomem *reg = qla27xx_isp_reg(vha);
  273. ql_dbg(ql_dbg_misc, vha, 0xd204,
  274. "%s: rdpci [%lx]\n", __func__, *len);
  275. qla27xx_insert32(ent->t260.pci_offset, buf, len);
  276. qla27xx_read_reg(reg, ent->t260.pci_offset, buf, len);
  277. return false;
  278. }
  279. static int
  280. qla27xx_fwdt_entry_t261(struct scsi_qla_host *vha,
  281. struct qla27xx_fwdt_entry *ent, void *buf, ulong *len)
  282. {
  283. struct device_reg_24xx __iomem *reg = qla27xx_isp_reg(vha);
  284. ql_dbg(ql_dbg_misc, vha, 0xd205,
  285. "%s: wrpci [%lx]\n", __func__, *len);
  286. qla27xx_write_reg(reg, ent->t261.pci_offset, ent->t261.write_data, buf);
  287. return false;
  288. }
  289. static int
  290. qla27xx_fwdt_entry_t262(struct scsi_qla_host *vha,
  291. struct qla27xx_fwdt_entry *ent, void *buf, ulong *len)
  292. {
  293. ulong dwords;
  294. ulong start;
  295. ulong end;
  296. ql_dbg(ql_dbg_misc, vha, 0xd206,
  297. "%s: rdram(%x) [%lx]\n", __func__, ent->t262.ram_area, *len);
  298. start = ent->t262.start_addr;
  299. end = ent->t262.end_addr;
  300. if (ent->t262.ram_area == T262_RAM_AREA_CRITICAL_RAM) {
  301. ;
  302. } else if (ent->t262.ram_area == T262_RAM_AREA_EXTERNAL_RAM) {
  303. end = vha->hw->fw_memory_size;
  304. if (buf)
  305. ent->t262.end_addr = end;
  306. } else if (ent->t262.ram_area == T262_RAM_AREA_SHARED_RAM) {
  307. start = vha->hw->fw_shared_ram_start;
  308. end = vha->hw->fw_shared_ram_end;
  309. if (buf) {
  310. ent->t262.start_addr = start;
  311. ent->t262.end_addr = end;
  312. }
  313. } else if (ent->t262.ram_area == T262_RAM_AREA_DDR_RAM) {
  314. start = vha->hw->fw_ddr_ram_start;
  315. end = vha->hw->fw_ddr_ram_end;
  316. if (buf) {
  317. ent->t262.start_addr = start;
  318. ent->t262.end_addr = end;
  319. }
  320. } else {
  321. ql_dbg(ql_dbg_misc, vha, 0xd022,
  322. "%s: unknown area %x\n", __func__, ent->t262.ram_area);
  323. qla27xx_skip_entry(ent, buf);
  324. goto done;
  325. }
  326. if (end < start || start == 0 || end == 0) {
  327. ql_dbg(ql_dbg_misc, vha, 0xd023,
  328. "%s: unusable range (start=%x end=%x)\n", __func__,
  329. ent->t262.end_addr, ent->t262.start_addr);
  330. qla27xx_skip_entry(ent, buf);
  331. goto done;
  332. }
  333. dwords = end - start + 1;
  334. if (buf) {
  335. buf += *len;
  336. qla24xx_dump_ram(vha->hw, start, buf, dwords, &buf);
  337. }
  338. *len += dwords * sizeof(uint32_t);
  339. done:
  340. return false;
  341. }
  342. static int
  343. qla27xx_fwdt_entry_t263(struct scsi_qla_host *vha,
  344. struct qla27xx_fwdt_entry *ent, void *buf, ulong *len)
  345. {
  346. uint count = 0;
  347. uint i;
  348. uint length;
  349. ql_dbg(ql_dbg_misc, vha, 0xd207,
  350. "%s: getq(%x) [%lx]\n", __func__, ent->t263.queue_type, *len);
  351. if (ent->t263.queue_type == T263_QUEUE_TYPE_REQ) {
  352. for (i = 0; i < vha->hw->max_req_queues; i++) {
  353. struct req_que *req = vha->hw->req_q_map[i];
  354. if (req || !buf) {
  355. length = req ?
  356. req->length : REQUEST_ENTRY_CNT_24XX;
  357. qla27xx_insert16(i, buf, len);
  358. qla27xx_insert16(length, buf, len);
  359. qla27xx_insertbuf(req ? req->ring : NULL,
  360. length * sizeof(*req->ring), buf, len);
  361. count++;
  362. }
  363. }
  364. } else if (ent->t263.queue_type == T263_QUEUE_TYPE_RSP) {
  365. for (i = 0; i < vha->hw->max_rsp_queues; i++) {
  366. struct rsp_que *rsp = vha->hw->rsp_q_map[i];
  367. if (rsp || !buf) {
  368. length = rsp ?
  369. rsp->length : RESPONSE_ENTRY_CNT_MQ;
  370. qla27xx_insert16(i, buf, len);
  371. qla27xx_insert16(length, buf, len);
  372. qla27xx_insertbuf(rsp ? rsp->ring : NULL,
  373. length * sizeof(*rsp->ring), buf, len);
  374. count++;
  375. }
  376. }
  377. } else if (QLA_TGT_MODE_ENABLED() &&
  378. ent->t263.queue_type == T263_QUEUE_TYPE_ATIO) {
  379. struct qla_hw_data *ha = vha->hw;
  380. struct atio *atr = ha->tgt.atio_ring;
  381. if (atr || !buf) {
  382. length = ha->tgt.atio_q_length;
  383. qla27xx_insert16(0, buf, len);
  384. qla27xx_insert16(length, buf, len);
  385. qla27xx_insertbuf(atr, length * sizeof(*atr), buf, len);
  386. count++;
  387. }
  388. } else {
  389. ql_dbg(ql_dbg_misc, vha, 0xd026,
  390. "%s: unknown queue %x\n", __func__, ent->t263.queue_type);
  391. qla27xx_skip_entry(ent, buf);
  392. }
  393. if (buf) {
  394. if (count)
  395. ent->t263.num_queues = count;
  396. else
  397. qla27xx_skip_entry(ent, buf);
  398. }
  399. return false;
  400. }
  401. static int
  402. qla27xx_fwdt_entry_t264(struct scsi_qla_host *vha,
  403. struct qla27xx_fwdt_entry *ent, void *buf, ulong *len)
  404. {
  405. ql_dbg(ql_dbg_misc, vha, 0xd208,
  406. "%s: getfce [%lx]\n", __func__, *len);
  407. if (vha->hw->fce) {
  408. if (buf) {
  409. ent->t264.fce_trace_size = FCE_SIZE;
  410. ent->t264.write_pointer = vha->hw->fce_wr;
  411. ent->t264.base_pointer = vha->hw->fce_dma;
  412. ent->t264.fce_enable_mb0 = vha->hw->fce_mb[0];
  413. ent->t264.fce_enable_mb2 = vha->hw->fce_mb[2];
  414. ent->t264.fce_enable_mb3 = vha->hw->fce_mb[3];
  415. ent->t264.fce_enable_mb4 = vha->hw->fce_mb[4];
  416. ent->t264.fce_enable_mb5 = vha->hw->fce_mb[5];
  417. ent->t264.fce_enable_mb6 = vha->hw->fce_mb[6];
  418. }
  419. qla27xx_insertbuf(vha->hw->fce, FCE_SIZE, buf, len);
  420. } else {
  421. ql_dbg(ql_dbg_misc, vha, 0xd027,
  422. "%s: missing fce\n", __func__);
  423. qla27xx_skip_entry(ent, buf);
  424. }
  425. return false;
  426. }
  427. static int
  428. qla27xx_fwdt_entry_t265(struct scsi_qla_host *vha,
  429. struct qla27xx_fwdt_entry *ent, void *buf, ulong *len)
  430. {
  431. struct device_reg_24xx __iomem *reg = qla27xx_isp_reg(vha);
  432. ql_dbg(ql_dbg_misc, vha, 0xd209,
  433. "%s: pause risc [%lx]\n", __func__, *len);
  434. if (buf)
  435. qla24xx_pause_risc(reg, vha->hw);
  436. return false;
  437. }
  438. static int
  439. qla27xx_fwdt_entry_t266(struct scsi_qla_host *vha,
  440. struct qla27xx_fwdt_entry *ent, void *buf, ulong *len)
  441. {
  442. ql_dbg(ql_dbg_misc, vha, 0xd20a,
  443. "%s: reset risc [%lx]\n", __func__, *len);
  444. if (buf)
  445. qla24xx_soft_reset(vha->hw);
  446. return false;
  447. }
  448. static int
  449. qla27xx_fwdt_entry_t267(struct scsi_qla_host *vha,
  450. struct qla27xx_fwdt_entry *ent, void *buf, ulong *len)
  451. {
  452. struct device_reg_24xx __iomem *reg = qla27xx_isp_reg(vha);
  453. ql_dbg(ql_dbg_misc, vha, 0xd20b,
  454. "%s: dis intr [%lx]\n", __func__, *len);
  455. qla27xx_write_reg(reg, ent->t267.pci_offset, ent->t267.data, buf);
  456. return false;
  457. }
  458. static int
  459. qla27xx_fwdt_entry_t268(struct scsi_qla_host *vha,
  460. struct qla27xx_fwdt_entry *ent, void *buf, ulong *len)
  461. {
  462. ql_dbg(ql_dbg_misc, vha, 0xd20c,
  463. "%s: gethb(%x) [%lx]\n", __func__, ent->t268.buf_type, *len);
  464. switch (ent->t268.buf_type) {
  465. case T268_BUF_TYPE_EXTD_TRACE:
  466. if (vha->hw->eft) {
  467. if (buf) {
  468. ent->t268.buf_size = EFT_SIZE;
  469. ent->t268.start_addr = vha->hw->eft_dma;
  470. }
  471. qla27xx_insertbuf(vha->hw->eft, EFT_SIZE, buf, len);
  472. } else {
  473. ql_dbg(ql_dbg_misc, vha, 0xd028,
  474. "%s: missing eft\n", __func__);
  475. qla27xx_skip_entry(ent, buf);
  476. }
  477. break;
  478. case T268_BUF_TYPE_EXCH_BUFOFF:
  479. if (vha->hw->exchoffld_buf) {
  480. if (buf) {
  481. ent->t268.buf_size = vha->hw->exchoffld_size;
  482. ent->t268.start_addr =
  483. vha->hw->exchoffld_buf_dma;
  484. }
  485. qla27xx_insertbuf(vha->hw->exchoffld_buf,
  486. vha->hw->exchoffld_size, buf, len);
  487. } else {
  488. ql_dbg(ql_dbg_misc, vha, 0xd028,
  489. "%s: missing exch offld\n", __func__);
  490. qla27xx_skip_entry(ent, buf);
  491. }
  492. break;
  493. case T268_BUF_TYPE_EXTD_LOGIN:
  494. if (vha->hw->exlogin_buf) {
  495. if (buf) {
  496. ent->t268.buf_size = vha->hw->exlogin_size;
  497. ent->t268.start_addr =
  498. vha->hw->exlogin_buf_dma;
  499. }
  500. qla27xx_insertbuf(vha->hw->exlogin_buf,
  501. vha->hw->exlogin_size, buf, len);
  502. } else {
  503. ql_dbg(ql_dbg_misc, vha, 0xd028,
  504. "%s: missing ext login\n", __func__);
  505. qla27xx_skip_entry(ent, buf);
  506. }
  507. break;
  508. case T268_BUF_TYPE_REQ_MIRROR:
  509. case T268_BUF_TYPE_RSP_MIRROR:
  510. /*
  511. * Mirror pointers are not implemented in the
  512. * driver, instead shadow pointers are used by
  513. * the drier. Skip these entries.
  514. */
  515. qla27xx_skip_entry(ent, buf);
  516. break;
  517. default:
  518. ql_dbg(ql_dbg_async, vha, 0xd02b,
  519. "%s: unknown buffer %x\n", __func__, ent->t268.buf_type);
  520. qla27xx_skip_entry(ent, buf);
  521. break;
  522. }
  523. return false;
  524. }
  525. static int
  526. qla27xx_fwdt_entry_t269(struct scsi_qla_host *vha,
  527. struct qla27xx_fwdt_entry *ent, void *buf, ulong *len)
  528. {
  529. ql_dbg(ql_dbg_misc, vha, 0xd20d,
  530. "%s: scratch [%lx]\n", __func__, *len);
  531. qla27xx_insert32(0xaaaaaaaa, buf, len);
  532. qla27xx_insert32(0xbbbbbbbb, buf, len);
  533. qla27xx_insert32(0xcccccccc, buf, len);
  534. qla27xx_insert32(0xdddddddd, buf, len);
  535. qla27xx_insert32(*len + sizeof(uint32_t), buf, len);
  536. if (buf)
  537. ent->t269.scratch_size = 5 * sizeof(uint32_t);
  538. return false;
  539. }
  540. static int
  541. qla27xx_fwdt_entry_t270(struct scsi_qla_host *vha,
  542. struct qla27xx_fwdt_entry *ent, void *buf, ulong *len)
  543. {
  544. struct device_reg_24xx __iomem *reg = qla27xx_isp_reg(vha);
  545. ulong dwords = ent->t270.count;
  546. ulong addr = ent->t270.addr;
  547. ql_dbg(ql_dbg_misc, vha, 0xd20e,
  548. "%s: rdremreg [%lx]\n", __func__, *len);
  549. qla27xx_write_reg(reg, IOBASE_ADDR, 0x40, buf);
  550. while (dwords--) {
  551. qla27xx_write_reg(reg, 0xc0, addr|0x80000000, buf);
  552. qla27xx_insert32(addr, buf, len);
  553. qla27xx_read_reg(reg, 0xc4, buf, len);
  554. addr += sizeof(uint32_t);
  555. }
  556. return false;
  557. }
  558. static int
  559. qla27xx_fwdt_entry_t271(struct scsi_qla_host *vha,
  560. struct qla27xx_fwdt_entry *ent, void *buf, ulong *len)
  561. {
  562. struct device_reg_24xx __iomem *reg = qla27xx_isp_reg(vha);
  563. ulong addr = ent->t271.addr;
  564. ulong data = ent->t271.data;
  565. ql_dbg(ql_dbg_misc, vha, 0xd20f,
  566. "%s: wrremreg [%lx]\n", __func__, *len);
  567. qla27xx_write_reg(reg, IOBASE_ADDR, 0x40, buf);
  568. qla27xx_write_reg(reg, 0xc4, data, buf);
  569. qla27xx_write_reg(reg, 0xc0, addr, buf);
  570. return false;
  571. }
  572. static int
  573. qla27xx_fwdt_entry_t272(struct scsi_qla_host *vha,
  574. struct qla27xx_fwdt_entry *ent, void *buf, ulong *len)
  575. {
  576. ulong dwords = ent->t272.count;
  577. ulong start = ent->t272.addr;
  578. ql_dbg(ql_dbg_misc, vha, 0xd210,
  579. "%s: rdremram [%lx]\n", __func__, *len);
  580. if (buf) {
  581. ql_dbg(ql_dbg_misc, vha, 0xd02c,
  582. "%s: @%lx -> (%lx dwords)\n", __func__, start, dwords);
  583. buf += *len;
  584. qla27xx_dump_mpi_ram(vha->hw, start, buf, dwords, &buf);
  585. }
  586. *len += dwords * sizeof(uint32_t);
  587. return false;
  588. }
  589. static int
  590. qla27xx_fwdt_entry_t273(struct scsi_qla_host *vha,
  591. struct qla27xx_fwdt_entry *ent, void *buf, ulong *len)
  592. {
  593. ulong dwords = ent->t273.count;
  594. ulong addr = ent->t273.addr;
  595. uint32_t value;
  596. ql_dbg(ql_dbg_misc, vha, 0xd211,
  597. "%s: pcicfg [%lx]\n", __func__, *len);
  598. while (dwords--) {
  599. value = ~0;
  600. if (pci_read_config_dword(vha->hw->pdev, addr, &value))
  601. ql_dbg(ql_dbg_misc, vha, 0xd02d,
  602. "%s: failed pcicfg read at %lx\n", __func__, addr);
  603. qla27xx_insert32(addr, buf, len);
  604. qla27xx_insert32(value, buf, len);
  605. addr += sizeof(uint32_t);
  606. }
  607. return false;
  608. }
  609. static int
  610. qla27xx_fwdt_entry_t274(struct scsi_qla_host *vha,
  611. struct qla27xx_fwdt_entry *ent, void *buf, ulong *len)
  612. {
  613. uint count = 0;
  614. uint i;
  615. ql_dbg(ql_dbg_misc, vha, 0xd212,
  616. "%s: getqsh(%x) [%lx]\n", __func__, ent->t274.queue_type, *len);
  617. if (ent->t274.queue_type == T274_QUEUE_TYPE_REQ_SHAD) {
  618. for (i = 0; i < vha->hw->max_req_queues; i++) {
  619. struct req_que *req = vha->hw->req_q_map[i];
  620. if (req || !buf) {
  621. qla27xx_insert16(i, buf, len);
  622. qla27xx_insert16(1, buf, len);
  623. qla27xx_insert32(req && req->out_ptr ?
  624. *req->out_ptr : 0, buf, len);
  625. count++;
  626. }
  627. }
  628. } else if (ent->t274.queue_type == T274_QUEUE_TYPE_RSP_SHAD) {
  629. for (i = 0; i < vha->hw->max_rsp_queues; i++) {
  630. struct rsp_que *rsp = vha->hw->rsp_q_map[i];
  631. if (rsp || !buf) {
  632. qla27xx_insert16(i, buf, len);
  633. qla27xx_insert16(1, buf, len);
  634. qla27xx_insert32(rsp && rsp->in_ptr ?
  635. *rsp->in_ptr : 0, buf, len);
  636. count++;
  637. }
  638. }
  639. } else if (QLA_TGT_MODE_ENABLED() &&
  640. ent->t274.queue_type == T274_QUEUE_TYPE_ATIO_SHAD) {
  641. struct qla_hw_data *ha = vha->hw;
  642. struct atio *atr = ha->tgt.atio_ring_ptr;
  643. if (atr || !buf) {
  644. qla27xx_insert16(0, buf, len);
  645. qla27xx_insert16(1, buf, len);
  646. qla27xx_insert32(ha->tgt.atio_q_in ?
  647. readl(ha->tgt.atio_q_in) : 0, buf, len);
  648. count++;
  649. }
  650. } else {
  651. ql_dbg(ql_dbg_misc, vha, 0xd02f,
  652. "%s: unknown queue %x\n", __func__, ent->t274.queue_type);
  653. qla27xx_skip_entry(ent, buf);
  654. }
  655. if (buf) {
  656. if (count)
  657. ent->t274.num_queues = count;
  658. else
  659. qla27xx_skip_entry(ent, buf);
  660. }
  661. return false;
  662. }
  663. static int
  664. qla27xx_fwdt_entry_t275(struct scsi_qla_host *vha,
  665. struct qla27xx_fwdt_entry *ent, void *buf, ulong *len)
  666. {
  667. ulong offset = offsetof(typeof(*ent), t275.buffer);
  668. ql_dbg(ql_dbg_misc, vha, 0xd213,
  669. "%s: buffer(%x) [%lx]\n", __func__, ent->t275.length, *len);
  670. if (!ent->t275.length) {
  671. ql_dbg(ql_dbg_misc, vha, 0xd020,
  672. "%s: buffer zero length\n", __func__);
  673. qla27xx_skip_entry(ent, buf);
  674. goto done;
  675. }
  676. if (offset + ent->t275.length > ent->hdr.entry_size) {
  677. ql_dbg(ql_dbg_misc, vha, 0xd030,
  678. "%s: buffer overflow\n", __func__);
  679. qla27xx_skip_entry(ent, buf);
  680. goto done;
  681. }
  682. qla27xx_insertbuf(ent->t275.buffer, ent->t275.length, buf, len);
  683. done:
  684. return false;
  685. }
  686. static int
  687. qla27xx_fwdt_entry_other(struct scsi_qla_host *vha,
  688. struct qla27xx_fwdt_entry *ent, void *buf, ulong *len)
  689. {
  690. ql_dbg(ql_dbg_misc, vha, 0xd2ff,
  691. "%s: type %x [%lx]\n", __func__, ent->hdr.entry_type, *len);
  692. qla27xx_skip_entry(ent, buf);
  693. return false;
  694. }
  695. struct qla27xx_fwdt_entry_call {
  696. uint type;
  697. int (*call)(
  698. struct scsi_qla_host *,
  699. struct qla27xx_fwdt_entry *,
  700. void *,
  701. ulong *);
  702. };
  703. static struct qla27xx_fwdt_entry_call ql27xx_fwdt_entry_call_list[] = {
  704. { ENTRY_TYPE_NOP , qla27xx_fwdt_entry_t0 } ,
  705. { ENTRY_TYPE_TMP_END , qla27xx_fwdt_entry_t255 } ,
  706. { ENTRY_TYPE_RD_IOB_T1 , qla27xx_fwdt_entry_t256 } ,
  707. { ENTRY_TYPE_WR_IOB_T1 , qla27xx_fwdt_entry_t257 } ,
  708. { ENTRY_TYPE_RD_IOB_T2 , qla27xx_fwdt_entry_t258 } ,
  709. { ENTRY_TYPE_WR_IOB_T2 , qla27xx_fwdt_entry_t259 } ,
  710. { ENTRY_TYPE_RD_PCI , qla27xx_fwdt_entry_t260 } ,
  711. { ENTRY_TYPE_WR_PCI , qla27xx_fwdt_entry_t261 } ,
  712. { ENTRY_TYPE_RD_RAM , qla27xx_fwdt_entry_t262 } ,
  713. { ENTRY_TYPE_GET_QUEUE , qla27xx_fwdt_entry_t263 } ,
  714. { ENTRY_TYPE_GET_FCE , qla27xx_fwdt_entry_t264 } ,
  715. { ENTRY_TYPE_PSE_RISC , qla27xx_fwdt_entry_t265 } ,
  716. { ENTRY_TYPE_RST_RISC , qla27xx_fwdt_entry_t266 } ,
  717. { ENTRY_TYPE_DIS_INTR , qla27xx_fwdt_entry_t267 } ,
  718. { ENTRY_TYPE_GET_HBUF , qla27xx_fwdt_entry_t268 } ,
  719. { ENTRY_TYPE_SCRATCH , qla27xx_fwdt_entry_t269 } ,
  720. { ENTRY_TYPE_RDREMREG , qla27xx_fwdt_entry_t270 } ,
  721. { ENTRY_TYPE_WRREMREG , qla27xx_fwdt_entry_t271 } ,
  722. { ENTRY_TYPE_RDREMRAM , qla27xx_fwdt_entry_t272 } ,
  723. { ENTRY_TYPE_PCICFG , qla27xx_fwdt_entry_t273 } ,
  724. { ENTRY_TYPE_GET_SHADOW , qla27xx_fwdt_entry_t274 } ,
  725. { ENTRY_TYPE_WRITE_BUF , qla27xx_fwdt_entry_t275 } ,
  726. { -1 , qla27xx_fwdt_entry_other }
  727. };
  728. static inline int (*qla27xx_find_entry(uint type))
  729. (struct scsi_qla_host *, struct qla27xx_fwdt_entry *, void *, ulong *)
  730. {
  731. struct qla27xx_fwdt_entry_call *list = ql27xx_fwdt_entry_call_list;
  732. while (list->type < type)
  733. list++;
  734. if (list->type == type)
  735. return list->call;
  736. return qla27xx_fwdt_entry_other;
  737. }
  738. static inline void *
  739. qla27xx_next_entry(void *p)
  740. {
  741. struct qla27xx_fwdt_entry *ent = p;
  742. return p + ent->hdr.entry_size;
  743. }
  744. static void
  745. qla27xx_walk_template(struct scsi_qla_host *vha,
  746. struct qla27xx_fwdt_template *tmp, void *buf, ulong *len)
  747. {
  748. struct qla27xx_fwdt_entry *ent = (void *)tmp + tmp->entry_offset;
  749. ulong count = tmp->entry_count;
  750. ql_dbg(ql_dbg_misc, vha, 0xd01a,
  751. "%s: entry count %lx\n", __func__, count);
  752. while (count--) {
  753. if (buf && *len >= vha->hw->fw_dump_len)
  754. break;
  755. if (qla27xx_find_entry(ent->hdr.entry_type)(vha, ent, buf, len))
  756. break;
  757. ent = qla27xx_next_entry(ent);
  758. }
  759. if (count)
  760. ql_dbg(ql_dbg_misc, vha, 0xd018,
  761. "%s: entry residual count (%lx)\n", __func__, count);
  762. if (ent->hdr.entry_type != ENTRY_TYPE_TMP_END)
  763. ql_dbg(ql_dbg_misc, vha, 0xd019,
  764. "%s: missing end entry (%lx)\n", __func__, count);
  765. if (buf && *len != vha->hw->fw_dump_len)
  766. ql_dbg(ql_dbg_misc, vha, 0xd01b,
  767. "%s: length=%#lx residual=%+ld\n",
  768. __func__, *len, vha->hw->fw_dump_len - *len);
  769. if (buf) {
  770. ql_log(ql_log_warn, vha, 0xd015,
  771. "Firmware dump saved to temp buffer (%lu/%p)\n",
  772. vha->host_no, vha->hw->fw_dump);
  773. qla2x00_post_uevent_work(vha, QLA_UEVENT_CODE_FW_DUMP);
  774. }
  775. }
  776. static void
  777. qla27xx_time_stamp(struct qla27xx_fwdt_template *tmp)
  778. {
  779. tmp->capture_timestamp = jiffies;
  780. }
  781. static void
  782. qla27xx_driver_info(struct qla27xx_fwdt_template *tmp)
  783. {
  784. uint8_t v[] = { 0, 0, 0, 0, 0, 0 };
  785. sscanf(qla2x00_version_str, "%hhu.%hhu.%hhu.%hhu.%hhu.%hhu",
  786. v+0, v+1, v+2, v+3, v+4, v+5);
  787. tmp->driver_info[0] = v[3] << 24 | v[2] << 16 | v[1] << 8 | v[0];
  788. tmp->driver_info[1] = v[5] << 8 | v[4];
  789. tmp->driver_info[2] = 0x12345678;
  790. }
  791. static void
  792. qla27xx_firmware_info(struct qla27xx_fwdt_template *tmp,
  793. struct scsi_qla_host *vha)
  794. {
  795. tmp->firmware_version[0] = vha->hw->fw_major_version;
  796. tmp->firmware_version[1] = vha->hw->fw_minor_version;
  797. tmp->firmware_version[2] = vha->hw->fw_subminor_version;
  798. tmp->firmware_version[3] =
  799. vha->hw->fw_attributes_h << 16 | vha->hw->fw_attributes;
  800. tmp->firmware_version[4] =
  801. vha->hw->fw_attributes_ext[1] << 16 | vha->hw->fw_attributes_ext[0];
  802. }
  803. static void
  804. ql27xx_edit_template(struct scsi_qla_host *vha,
  805. struct qla27xx_fwdt_template *tmp)
  806. {
  807. qla27xx_time_stamp(tmp);
  808. qla27xx_driver_info(tmp);
  809. qla27xx_firmware_info(tmp, vha);
  810. }
  811. static inline uint32_t
  812. qla27xx_template_checksum(void *p, ulong size)
  813. {
  814. uint32_t *buf = p;
  815. uint64_t sum = 0;
  816. size /= sizeof(*buf);
  817. while (size--)
  818. sum += *buf++;
  819. sum = (sum & 0xffffffff) + (sum >> 32);
  820. return ~sum;
  821. }
  822. static inline int
  823. qla27xx_verify_template_checksum(struct qla27xx_fwdt_template *tmp)
  824. {
  825. return qla27xx_template_checksum(tmp, tmp->template_size) == 0;
  826. }
  827. static inline int
  828. qla27xx_verify_template_header(struct qla27xx_fwdt_template *tmp)
  829. {
  830. return tmp->template_type == TEMPLATE_TYPE_FWDUMP;
  831. }
  832. static void
  833. qla27xx_execute_fwdt_template(struct scsi_qla_host *vha)
  834. {
  835. struct qla27xx_fwdt_template *tmp = vha->hw->fw_dump_template;
  836. ulong len;
  837. if (qla27xx_fwdt_template_valid(tmp)) {
  838. len = tmp->template_size;
  839. tmp = memcpy(vha->hw->fw_dump, tmp, len);
  840. ql27xx_edit_template(vha, tmp);
  841. qla27xx_walk_template(vha, tmp, tmp, &len);
  842. vha->hw->fw_dump_len = len;
  843. vha->hw->fw_dumped = 1;
  844. }
  845. }
  846. ulong
  847. qla27xx_fwdt_calculate_dump_size(struct scsi_qla_host *vha)
  848. {
  849. struct qla27xx_fwdt_template *tmp = vha->hw->fw_dump_template;
  850. ulong len = 0;
  851. if (qla27xx_fwdt_template_valid(tmp)) {
  852. len = tmp->template_size;
  853. qla27xx_walk_template(vha, tmp, NULL, &len);
  854. }
  855. return len;
  856. }
  857. ulong
  858. qla27xx_fwdt_template_size(void *p)
  859. {
  860. struct qla27xx_fwdt_template *tmp = p;
  861. return tmp->template_size;
  862. }
  863. ulong
  864. qla27xx_fwdt_template_default_size(void)
  865. {
  866. return sizeof(ql27xx_fwdt_default_template);
  867. }
  868. const void *
  869. qla27xx_fwdt_template_default(void)
  870. {
  871. return ql27xx_fwdt_default_template;
  872. }
  873. int
  874. qla27xx_fwdt_template_valid(void *p)
  875. {
  876. struct qla27xx_fwdt_template *tmp = p;
  877. if (!qla27xx_verify_template_header(tmp)) {
  878. ql_log(ql_log_warn, NULL, 0xd01c,
  879. "%s: template type %x\n", __func__, tmp->template_type);
  880. return false;
  881. }
  882. if (!qla27xx_verify_template_checksum(tmp)) {
  883. ql_log(ql_log_warn, NULL, 0xd01d,
  884. "%s: failed template checksum\n", __func__);
  885. return false;
  886. }
  887. return true;
  888. }
  889. void
  890. qla27xx_fwdump(scsi_qla_host_t *vha, int hardware_locked)
  891. {
  892. ulong flags = 0;
  893. #ifndef __CHECKER__
  894. if (!hardware_locked)
  895. spin_lock_irqsave(&vha->hw->hardware_lock, flags);
  896. #endif
  897. if (!vha->hw->fw_dump)
  898. ql_log(ql_log_warn, vha, 0xd01e, "fwdump buffer missing.\n");
  899. else if (!vha->hw->fw_dump_template)
  900. ql_log(ql_log_warn, vha, 0xd01f, "fwdump template missing.\n");
  901. else if (vha->hw->fw_dumped)
  902. ql_log(ql_log_warn, vha, 0xd300,
  903. "Firmware has been previously dumped (%p),"
  904. " -- ignoring request\n", vha->hw->fw_dump);
  905. else {
  906. QLA_FW_STOPPED(vha->hw);
  907. qla27xx_execute_fwdt_template(vha);
  908. }
  909. #ifndef __CHECKER__
  910. if (!hardware_locked)
  911. spin_unlock_irqrestore(&vha->hw->hardware_lock, flags);
  912. #endif
  913. }