phy_g.h 6.9 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210
  1. /* SPDX-License-Identifier: GPL-2.0 */
  2. #ifndef LINUX_B43_PHY_G_H_
  3. #define LINUX_B43_PHY_G_H_
  4. /* OFDM PHY registers are defined in the A-PHY header. */
  5. #include "phy_a.h"
  6. /* CCK (B) PHY Registers */
  7. #define B43_PHY_VERSION_CCK B43_PHY_CCK(0x00) /* Versioning register for B-PHY */
  8. #define B43_PHY_CCKBBANDCFG B43_PHY_CCK(0x01) /* Contains antenna 0/1 control bit */
  9. #define B43_PHY_PGACTL B43_PHY_CCK(0x15) /* PGA control */
  10. #define B43_PHY_PGACTL_LPF 0x1000 /* Low pass filter (?) */
  11. #define B43_PHY_PGACTL_LOWBANDW 0x0040 /* Low bandwidth flag */
  12. #define B43_PHY_PGACTL_UNKNOWN 0xEFA0
  13. #define B43_PHY_FBCTL1 B43_PHY_CCK(0x18) /* Frequency bandwidth control 1 */
  14. #define B43_PHY_ITSSI B43_PHY_CCK(0x29) /* Idle TSSI */
  15. #define B43_PHY_LO_LEAKAGE B43_PHY_CCK(0x2D) /* Measured LO leakage */
  16. #define B43_PHY_ENERGY B43_PHY_CCK(0x33) /* Energy */
  17. #define B43_PHY_SYNCCTL B43_PHY_CCK(0x35)
  18. #define B43_PHY_FBCTL2 B43_PHY_CCK(0x38) /* Frequency bandwidth control 2 */
  19. #define B43_PHY_DACCTL B43_PHY_CCK(0x60) /* DAC control */
  20. #define B43_PHY_RCCALOVER B43_PHY_CCK(0x78) /* RC calibration override */
  21. /* Extended G-PHY Registers */
  22. #define B43_PHY_CLASSCTL B43_PHY_EXTG(0x02) /* Classify control */
  23. #define B43_PHY_GTABCTL B43_PHY_EXTG(0x03) /* G-PHY table control (see below) */
  24. #define B43_PHY_GTABOFF 0x03FF /* G-PHY table offset (see below) */
  25. #define B43_PHY_GTABNR 0xFC00 /* G-PHY table number (see below) */
  26. #define B43_PHY_GTABNR_SHIFT 10
  27. #define B43_PHY_GTABDATA B43_PHY_EXTG(0x04) /* G-PHY table data */
  28. #define B43_PHY_LO_MASK B43_PHY_EXTG(0x0F) /* Local Oscillator control mask */
  29. #define B43_PHY_LO_CTL B43_PHY_EXTG(0x10) /* Local Oscillator control */
  30. #define B43_PHY_RFOVER B43_PHY_EXTG(0x11) /* RF override */
  31. #define B43_PHY_RFOVERVAL B43_PHY_EXTG(0x12) /* RF override value */
  32. #define B43_PHY_RFOVERVAL_EXTLNA 0x8000
  33. #define B43_PHY_RFOVERVAL_LNA 0x7000
  34. #define B43_PHY_RFOVERVAL_LNA_SHIFT 12
  35. #define B43_PHY_RFOVERVAL_PGA 0x0F00
  36. #define B43_PHY_RFOVERVAL_PGA_SHIFT 8
  37. #define B43_PHY_RFOVERVAL_UNK 0x0010 /* Unknown, always set. */
  38. #define B43_PHY_RFOVERVAL_TRSWRX 0x00E0
  39. #define B43_PHY_RFOVERVAL_BW 0x0003 /* Bandwidth flags */
  40. #define B43_PHY_RFOVERVAL_BW_LPF 0x0001 /* Low Pass Filter */
  41. #define B43_PHY_RFOVERVAL_BW_LBW 0x0002 /* Low Bandwidth (when set), high when unset */
  42. #define B43_PHY_ANALOGOVER B43_PHY_EXTG(0x14) /* Analog override */
  43. #define B43_PHY_ANALOGOVERVAL B43_PHY_EXTG(0x15) /* Analog override value */
  44. /*** G-PHY table numbers */
  45. #define B43_GTAB(number, offset) (((number) << B43_PHY_GTABNR_SHIFT) | (offset))
  46. #define B43_GTAB_NRSSI B43_GTAB(0x00, 0)
  47. #define B43_GTAB_TRFEMW B43_GTAB(0x0C, 0x120)
  48. #define B43_GTAB_ORIGTR B43_GTAB(0x2E, 0x298)
  49. u16 b43_gtab_read(struct b43_wldev *dev, u16 table, u16 offset);
  50. void b43_gtab_write(struct b43_wldev *dev, u16 table, u16 offset, u16 value);
  51. /* Returns the boolean whether "TX Magnification" is enabled. */
  52. #define has_tx_magnification(phy) \
  53. (((phy)->rev >= 2) && \
  54. ((phy)->radio_ver == 0x2050) && \
  55. ((phy)->radio_rev == 8))
  56. /* Card uses the loopback gain stuff */
  57. #define has_loopback_gain(phy) \
  58. (((phy)->rev > 1) || ((phy)->gmode))
  59. /* Radio Attenuation (RF Attenuation) */
  60. struct b43_rfatt {
  61. u8 att; /* Attenuation value */
  62. bool with_padmix; /* Flag, PAD Mixer enabled. */
  63. };
  64. struct b43_rfatt_list {
  65. /* Attenuation values list */
  66. const struct b43_rfatt *list;
  67. u8 len;
  68. /* Minimum/Maximum attenuation values */
  69. u8 min_val;
  70. u8 max_val;
  71. };
  72. /* Returns true, if the values are the same. */
  73. static inline bool b43_compare_rfatt(const struct b43_rfatt *a,
  74. const struct b43_rfatt *b)
  75. {
  76. return ((a->att == b->att) &&
  77. (a->with_padmix == b->with_padmix));
  78. }
  79. /* Baseband Attenuation */
  80. struct b43_bbatt {
  81. u8 att; /* Attenuation value */
  82. };
  83. struct b43_bbatt_list {
  84. /* Attenuation values list */
  85. const struct b43_bbatt *list;
  86. u8 len;
  87. /* Minimum/Maximum attenuation values */
  88. u8 min_val;
  89. u8 max_val;
  90. };
  91. /* Returns true, if the values are the same. */
  92. static inline bool b43_compare_bbatt(const struct b43_bbatt *a,
  93. const struct b43_bbatt *b)
  94. {
  95. return (a->att == b->att);
  96. }
  97. /* tx_control bits. */
  98. #define B43_TXCTL_PA3DB 0x40 /* PA Gain 3dB */
  99. #define B43_TXCTL_PA2DB 0x20 /* PA Gain 2dB */
  100. #define B43_TXCTL_TXMIX 0x10 /* TX Mixer Gain */
  101. struct b43_txpower_lo_control;
  102. struct b43_phy_g {
  103. /* ACI (adjacent channel interference) flags. */
  104. bool aci_enable;
  105. bool aci_wlan_automatic;
  106. bool aci_hw_rssi;
  107. /* Radio switched on/off */
  108. bool radio_on;
  109. struct {
  110. /* Values saved when turning the radio off.
  111. * They are needed when turning it on again. */
  112. bool valid;
  113. u16 rfover;
  114. u16 rfoverval;
  115. } radio_off_context;
  116. u16 minlowsig[2];
  117. u16 minlowsigpos[2];
  118. /* Pointer to the table used to convert a
  119. * TSSI value to dBm-Q5.2 */
  120. const s8 *tssi2dbm;
  121. /* tssi2dbm is kmalloc()ed. Only used for free()ing. */
  122. bool dyn_tssi_tbl;
  123. /* Target idle TSSI */
  124. int tgt_idle_tssi;
  125. /* Current idle TSSI */
  126. int cur_idle_tssi;
  127. /* The current average TSSI. */
  128. u8 average_tssi;
  129. /* Current TX power level attenuation control values */
  130. struct b43_bbatt bbatt;
  131. struct b43_rfatt rfatt;
  132. u8 tx_control; /* B43_TXCTL_XXX */
  133. /* The calculated attenuation deltas that are used later
  134. * when adjusting the actual power output. */
  135. int bbatt_delta;
  136. int rfatt_delta;
  137. /* LocalOscillator control values. */
  138. struct b43_txpower_lo_control *lo_control;
  139. /* Values from b43_calc_loopback_gain() */
  140. s16 max_lb_gain; /* Maximum Loopback gain in hdB */
  141. s16 trsw_rx_gain; /* TRSW RX gain in hdB */
  142. s16 lna_lod_gain; /* LNA lod */
  143. s16 lna_gain; /* LNA */
  144. s16 pga_gain; /* PGA */
  145. /* Current Interference Mitigation mode */
  146. int interfmode;
  147. /* Stack of saved values from the Interference Mitigation code.
  148. * Each value in the stack is laid out as follows:
  149. * bit 0-11: offset
  150. * bit 12-15: register ID
  151. * bit 16-32: value
  152. * register ID is: 0x1 PHY, 0x2 Radio, 0x3 ILT
  153. */
  154. #define B43_INTERFSTACK_SIZE 26
  155. u32 interfstack[B43_INTERFSTACK_SIZE]; //FIXME: use a data structure
  156. /* Saved values from the NRSSI Slope calculation */
  157. s16 nrssi[2];
  158. s32 nrssislope;
  159. /* In memory nrssi lookup table. */
  160. s8 nrssi_lt[64];
  161. u16 lofcal;
  162. u16 initval; //FIXME rename?
  163. /* The device does address auto increment for the OFDM tables.
  164. * We cache the previously used address here and omit the address
  165. * write on the next table access, if possible. */
  166. u16 ofdmtab_addr; /* The address currently set in hardware. */
  167. enum { /* The last data flow direction. */
  168. B43_OFDMTAB_DIRECTION_UNKNOWN = 0,
  169. B43_OFDMTAB_DIRECTION_READ,
  170. B43_OFDMTAB_DIRECTION_WRITE,
  171. } ofdmtab_addr_direction;
  172. };
  173. void b43_gphy_set_baseband_attenuation(struct b43_wldev *dev,
  174. u16 baseband_attenuation);
  175. void b43_gphy_channel_switch(struct b43_wldev *dev,
  176. unsigned int channel,
  177. bool synthetic_pu_workaround);
  178. u8 * b43_generate_dyn_tssi2dbm_tab(struct b43_wldev *dev,
  179. s16 pab0, s16 pab1, s16 pab2);
  180. struct b43_phy_operations;
  181. extern const struct b43_phy_operations b43_phyops_g;
  182. #endif /* LINUX_B43_PHY_G_H_ */