pmu.h 4.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137
  1. /* SPDX-License-Identifier: GPL-2.0 */
  2. #ifndef __KVM_X86_PMU_H
  3. #define __KVM_X86_PMU_H
  4. #include <linux/nospec.h>
  5. #define vcpu_to_pmu(vcpu) (&(vcpu)->arch.pmu)
  6. #define pmu_to_vcpu(pmu) (container_of((pmu), struct kvm_vcpu, arch.pmu))
  7. #define pmc_to_pmu(pmc) (&(pmc)->vcpu->arch.pmu)
  8. /* retrieve the 4 bits for EN and PMI out of IA32_FIXED_CTR_CTRL */
  9. #define fixed_ctrl_field(ctrl_reg, idx) (((ctrl_reg) >> ((idx)*4)) & 0xf)
  10. #define VMWARE_BACKDOOR_PMC_HOST_TSC 0x10000
  11. #define VMWARE_BACKDOOR_PMC_REAL_TIME 0x10001
  12. #define VMWARE_BACKDOOR_PMC_APPARENT_TIME 0x10002
  13. struct kvm_event_hw_type_mapping {
  14. u8 eventsel;
  15. u8 unit_mask;
  16. unsigned event_type;
  17. };
  18. struct kvm_pmu_ops {
  19. unsigned (*find_arch_event)(struct kvm_pmu *pmu, u8 event_select,
  20. u8 unit_mask);
  21. unsigned (*find_fixed_event)(int idx);
  22. bool (*pmc_is_enabled)(struct kvm_pmc *pmc);
  23. struct kvm_pmc *(*pmc_idx_to_pmc)(struct kvm_pmu *pmu, int pmc_idx);
  24. struct kvm_pmc *(*msr_idx_to_pmc)(struct kvm_vcpu *vcpu, unsigned idx,
  25. u64 *mask);
  26. int (*is_valid_msr_idx)(struct kvm_vcpu *vcpu, unsigned idx);
  27. bool (*is_valid_msr)(struct kvm_vcpu *vcpu, u32 msr);
  28. int (*get_msr)(struct kvm_vcpu *vcpu, u32 msr, u64 *data);
  29. int (*set_msr)(struct kvm_vcpu *vcpu, struct msr_data *msr_info);
  30. void (*refresh)(struct kvm_vcpu *vcpu);
  31. void (*init)(struct kvm_vcpu *vcpu);
  32. void (*reset)(struct kvm_vcpu *vcpu);
  33. };
  34. static inline u64 pmc_bitmask(struct kvm_pmc *pmc)
  35. {
  36. struct kvm_pmu *pmu = pmc_to_pmu(pmc);
  37. return pmu->counter_bitmask[pmc->type];
  38. }
  39. static inline u64 pmc_read_counter(struct kvm_pmc *pmc)
  40. {
  41. u64 counter, enabled, running;
  42. counter = pmc->counter;
  43. if (pmc->perf_event)
  44. counter += perf_event_read_value(pmc->perf_event,
  45. &enabled, &running);
  46. /* FIXME: Scaling needed? */
  47. return counter & pmc_bitmask(pmc);
  48. }
  49. static inline void pmc_stop_counter(struct kvm_pmc *pmc)
  50. {
  51. if (pmc->perf_event) {
  52. pmc->counter = pmc_read_counter(pmc);
  53. perf_event_release_kernel(pmc->perf_event);
  54. pmc->perf_event = NULL;
  55. }
  56. }
  57. static inline bool pmc_is_gp(struct kvm_pmc *pmc)
  58. {
  59. return pmc->type == KVM_PMC_GP;
  60. }
  61. static inline bool pmc_is_fixed(struct kvm_pmc *pmc)
  62. {
  63. return pmc->type == KVM_PMC_FIXED;
  64. }
  65. static inline bool pmc_is_enabled(struct kvm_pmc *pmc)
  66. {
  67. return kvm_x86_ops->pmu_ops->pmc_is_enabled(pmc);
  68. }
  69. /* returns general purpose PMC with the specified MSR. Note that it can be
  70. * used for both PERFCTRn and EVNTSELn; that is why it accepts base as a
  71. * paramenter to tell them apart.
  72. */
  73. static inline struct kvm_pmc *get_gp_pmc(struct kvm_pmu *pmu, u32 msr,
  74. u32 base)
  75. {
  76. if (msr >= base && msr < base + pmu->nr_arch_gp_counters) {
  77. u32 index = array_index_nospec(msr - base,
  78. pmu->nr_arch_gp_counters);
  79. return &pmu->gp_counters[index];
  80. }
  81. return NULL;
  82. }
  83. /* returns fixed PMC with the specified MSR */
  84. static inline struct kvm_pmc *get_fixed_pmc(struct kvm_pmu *pmu, u32 msr)
  85. {
  86. int base = MSR_CORE_PERF_FIXED_CTR0;
  87. if (msr >= base && msr < base + pmu->nr_arch_fixed_counters) {
  88. u32 index = array_index_nospec(msr - base,
  89. pmu->nr_arch_fixed_counters);
  90. return &pmu->fixed_counters[index];
  91. }
  92. return NULL;
  93. }
  94. void reprogram_gp_counter(struct kvm_pmc *pmc, u64 eventsel);
  95. void reprogram_fixed_counter(struct kvm_pmc *pmc, u8 ctrl, int fixed_idx);
  96. void reprogram_counter(struct kvm_pmu *pmu, int pmc_idx);
  97. void kvm_pmu_deliver_pmi(struct kvm_vcpu *vcpu);
  98. void kvm_pmu_handle_event(struct kvm_vcpu *vcpu);
  99. int kvm_pmu_rdpmc(struct kvm_vcpu *vcpu, unsigned pmc, u64 *data);
  100. int kvm_pmu_is_valid_msr_idx(struct kvm_vcpu *vcpu, unsigned idx);
  101. bool kvm_pmu_is_valid_msr(struct kvm_vcpu *vcpu, u32 msr);
  102. int kvm_pmu_get_msr(struct kvm_vcpu *vcpu, u32 msr, u64 *data);
  103. int kvm_pmu_set_msr(struct kvm_vcpu *vcpu, struct msr_data *msr_info);
  104. void kvm_pmu_refresh(struct kvm_vcpu *vcpu);
  105. void kvm_pmu_reset(struct kvm_vcpu *vcpu);
  106. void kvm_pmu_init(struct kvm_vcpu *vcpu);
  107. void kvm_pmu_destroy(struct kvm_vcpu *vcpu);
  108. bool is_vmware_backdoor_pmc(u32 pmc_idx);
  109. extern struct kvm_pmu_ops intel_pmu_ops;
  110. extern struct kvm_pmu_ops amd_pmu_ops;
  111. #endif /* __KVM_X86_PMU_H */