pci_dma.h 5.8 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208
  1. /* SPDX-License-Identifier: GPL-2.0 */
  2. #ifndef _ASM_S390_PCI_DMA_H
  3. #define _ASM_S390_PCI_DMA_H
  4. /* I/O Translation Anchor (IOTA) */
  5. enum zpci_ioat_dtype {
  6. ZPCI_IOTA_STO = 0,
  7. ZPCI_IOTA_RTTO = 1,
  8. ZPCI_IOTA_RSTO = 2,
  9. ZPCI_IOTA_RFTO = 3,
  10. ZPCI_IOTA_PFAA = 4,
  11. ZPCI_IOTA_IOPFAA = 5,
  12. ZPCI_IOTA_IOPTO = 7
  13. };
  14. #define ZPCI_IOTA_IOT_ENABLED 0x800UL
  15. #define ZPCI_IOTA_DT_ST (ZPCI_IOTA_STO << 2)
  16. #define ZPCI_IOTA_DT_RT (ZPCI_IOTA_RTTO << 2)
  17. #define ZPCI_IOTA_DT_RS (ZPCI_IOTA_RSTO << 2)
  18. #define ZPCI_IOTA_DT_RF (ZPCI_IOTA_RFTO << 2)
  19. #define ZPCI_IOTA_DT_PF (ZPCI_IOTA_PFAA << 2)
  20. #define ZPCI_IOTA_FS_4K 0
  21. #define ZPCI_IOTA_FS_1M 1
  22. #define ZPCI_IOTA_FS_2G 2
  23. #define ZPCI_KEY (PAGE_DEFAULT_KEY << 5)
  24. #define ZPCI_TABLE_SIZE_RT (1UL << 42)
  25. #define ZPCI_IOTA_STO_FLAG (ZPCI_IOTA_IOT_ENABLED | ZPCI_KEY | ZPCI_IOTA_DT_ST)
  26. #define ZPCI_IOTA_RTTO_FLAG (ZPCI_IOTA_IOT_ENABLED | ZPCI_KEY | ZPCI_IOTA_DT_RT)
  27. #define ZPCI_IOTA_RSTO_FLAG (ZPCI_IOTA_IOT_ENABLED | ZPCI_KEY | ZPCI_IOTA_DT_RS)
  28. #define ZPCI_IOTA_RFTO_FLAG (ZPCI_IOTA_IOT_ENABLED | ZPCI_KEY | ZPCI_IOTA_DT_RF)
  29. #define ZPCI_IOTA_RFAA_FLAG (ZPCI_IOTA_IOT_ENABLED | ZPCI_KEY | ZPCI_IOTA_DT_PF | ZPCI_IOTA_FS_2G)
  30. /* I/O Region and segment tables */
  31. #define ZPCI_INDEX_MASK 0x7ffUL
  32. #define ZPCI_TABLE_TYPE_MASK 0xc
  33. #define ZPCI_TABLE_TYPE_RFX 0xc
  34. #define ZPCI_TABLE_TYPE_RSX 0x8
  35. #define ZPCI_TABLE_TYPE_RTX 0x4
  36. #define ZPCI_TABLE_TYPE_SX 0x0
  37. #define ZPCI_TABLE_LEN_RFX 0x3
  38. #define ZPCI_TABLE_LEN_RSX 0x3
  39. #define ZPCI_TABLE_LEN_RTX 0x3
  40. #define ZPCI_TABLE_OFFSET_MASK 0xc0
  41. #define ZPCI_TABLE_SIZE 0x4000
  42. #define ZPCI_TABLE_ALIGN ZPCI_TABLE_SIZE
  43. #define ZPCI_TABLE_ENTRY_SIZE (sizeof(unsigned long))
  44. #define ZPCI_TABLE_ENTRIES (ZPCI_TABLE_SIZE / ZPCI_TABLE_ENTRY_SIZE)
  45. #define ZPCI_TABLE_BITS 11
  46. #define ZPCI_PT_BITS 8
  47. #define ZPCI_ST_SHIFT (ZPCI_PT_BITS + PAGE_SHIFT)
  48. #define ZPCI_RT_SHIFT (ZPCI_ST_SHIFT + ZPCI_TABLE_BITS)
  49. #define ZPCI_RTE_FLAG_MASK 0x3fffUL
  50. #define ZPCI_RTE_ADDR_MASK (~ZPCI_RTE_FLAG_MASK)
  51. #define ZPCI_STE_FLAG_MASK 0x7ffUL
  52. #define ZPCI_STE_ADDR_MASK (~ZPCI_STE_FLAG_MASK)
  53. /* I/O Page tables */
  54. #define ZPCI_PTE_VALID_MASK 0x400
  55. #define ZPCI_PTE_INVALID 0x400
  56. #define ZPCI_PTE_VALID 0x000
  57. #define ZPCI_PT_SIZE 0x800
  58. #define ZPCI_PT_ALIGN ZPCI_PT_SIZE
  59. #define ZPCI_PT_ENTRIES (ZPCI_PT_SIZE / ZPCI_TABLE_ENTRY_SIZE)
  60. #define ZPCI_PT_MASK (ZPCI_PT_ENTRIES - 1)
  61. #define ZPCI_PTE_FLAG_MASK 0xfffUL
  62. #define ZPCI_PTE_ADDR_MASK (~ZPCI_PTE_FLAG_MASK)
  63. /* Shared bits */
  64. #define ZPCI_TABLE_VALID 0x00
  65. #define ZPCI_TABLE_INVALID 0x20
  66. #define ZPCI_TABLE_PROTECTED 0x200
  67. #define ZPCI_TABLE_UNPROTECTED 0x000
  68. #define ZPCI_TABLE_VALID_MASK 0x20
  69. #define ZPCI_TABLE_PROT_MASK 0x200
  70. static inline unsigned int calc_rtx(dma_addr_t ptr)
  71. {
  72. return ((unsigned long) ptr >> ZPCI_RT_SHIFT) & ZPCI_INDEX_MASK;
  73. }
  74. static inline unsigned int calc_sx(dma_addr_t ptr)
  75. {
  76. return ((unsigned long) ptr >> ZPCI_ST_SHIFT) & ZPCI_INDEX_MASK;
  77. }
  78. static inline unsigned int calc_px(dma_addr_t ptr)
  79. {
  80. return ((unsigned long) ptr >> PAGE_SHIFT) & ZPCI_PT_MASK;
  81. }
  82. static inline void set_pt_pfaa(unsigned long *entry, void *pfaa)
  83. {
  84. *entry &= ZPCI_PTE_FLAG_MASK;
  85. *entry |= ((unsigned long) pfaa & ZPCI_PTE_ADDR_MASK);
  86. }
  87. static inline void set_rt_sto(unsigned long *entry, void *sto)
  88. {
  89. *entry &= ZPCI_RTE_FLAG_MASK;
  90. *entry |= ((unsigned long) sto & ZPCI_RTE_ADDR_MASK);
  91. *entry |= ZPCI_TABLE_TYPE_RTX;
  92. }
  93. static inline void set_st_pto(unsigned long *entry, void *pto)
  94. {
  95. *entry &= ZPCI_STE_FLAG_MASK;
  96. *entry |= ((unsigned long) pto & ZPCI_STE_ADDR_MASK);
  97. *entry |= ZPCI_TABLE_TYPE_SX;
  98. }
  99. static inline void validate_rt_entry(unsigned long *entry)
  100. {
  101. *entry &= ~ZPCI_TABLE_VALID_MASK;
  102. *entry &= ~ZPCI_TABLE_OFFSET_MASK;
  103. *entry |= ZPCI_TABLE_VALID;
  104. *entry |= ZPCI_TABLE_LEN_RTX;
  105. }
  106. static inline void validate_st_entry(unsigned long *entry)
  107. {
  108. *entry &= ~ZPCI_TABLE_VALID_MASK;
  109. *entry |= ZPCI_TABLE_VALID;
  110. }
  111. static inline void invalidate_table_entry(unsigned long *entry)
  112. {
  113. *entry &= ~ZPCI_TABLE_VALID_MASK;
  114. *entry |= ZPCI_TABLE_INVALID;
  115. }
  116. static inline void invalidate_pt_entry(unsigned long *entry)
  117. {
  118. WARN_ON_ONCE((*entry & ZPCI_PTE_VALID_MASK) == ZPCI_PTE_INVALID);
  119. *entry &= ~ZPCI_PTE_VALID_MASK;
  120. *entry |= ZPCI_PTE_INVALID;
  121. }
  122. static inline void validate_pt_entry(unsigned long *entry)
  123. {
  124. WARN_ON_ONCE((*entry & ZPCI_PTE_VALID_MASK) == ZPCI_PTE_VALID);
  125. *entry &= ~ZPCI_PTE_VALID_MASK;
  126. *entry |= ZPCI_PTE_VALID;
  127. }
  128. static inline void entry_set_protected(unsigned long *entry)
  129. {
  130. *entry &= ~ZPCI_TABLE_PROT_MASK;
  131. *entry |= ZPCI_TABLE_PROTECTED;
  132. }
  133. static inline void entry_clr_protected(unsigned long *entry)
  134. {
  135. *entry &= ~ZPCI_TABLE_PROT_MASK;
  136. *entry |= ZPCI_TABLE_UNPROTECTED;
  137. }
  138. static inline int reg_entry_isvalid(unsigned long entry)
  139. {
  140. return (entry & ZPCI_TABLE_VALID_MASK) == ZPCI_TABLE_VALID;
  141. }
  142. static inline int pt_entry_isvalid(unsigned long entry)
  143. {
  144. return (entry & ZPCI_PTE_VALID_MASK) == ZPCI_PTE_VALID;
  145. }
  146. static inline int entry_isprotected(unsigned long entry)
  147. {
  148. return (entry & ZPCI_TABLE_PROT_MASK) == ZPCI_TABLE_PROTECTED;
  149. }
  150. static inline unsigned long *get_rt_sto(unsigned long entry)
  151. {
  152. return ((entry & ZPCI_TABLE_TYPE_MASK) == ZPCI_TABLE_TYPE_RTX)
  153. ? (unsigned long *) (entry & ZPCI_RTE_ADDR_MASK)
  154. : NULL;
  155. }
  156. static inline unsigned long *get_st_pto(unsigned long entry)
  157. {
  158. return ((entry & ZPCI_TABLE_TYPE_MASK) == ZPCI_TABLE_TYPE_SX)
  159. ? (unsigned long *) (entry & ZPCI_STE_ADDR_MASK)
  160. : NULL;
  161. }
  162. /* Prototypes */
  163. int zpci_dma_init_device(struct zpci_dev *);
  164. void zpci_dma_exit_device(struct zpci_dev *);
  165. void dma_free_seg_table(unsigned long);
  166. unsigned long *dma_alloc_cpu_table(void);
  167. void dma_cleanup_tables(unsigned long *);
  168. unsigned long *dma_walk_cpu_trans(unsigned long *rto, dma_addr_t dma_addr);
  169. void dma_update_cpu_trans(unsigned long *entry, void *page_addr, int flags);
  170. extern const struct dma_map_ops s390_pci_dma_ops;
  171. #endif