setup.c 2.3 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104
  1. /*
  2. * Copyright (C) 2009-2010, Lars-Peter Clausen <lars@metafoo.de>
  3. * Copyright (C) 2011, Maarten ter Huurne <maarten@treewalker.org>
  4. * JZ4740 setup code
  5. *
  6. * This program is free software; you can redistribute it and/or modify it
  7. * under the terms of the GNU General Public License as published by the
  8. * Free Software Foundation; either version 2 of the License, or (at your
  9. * option) any later version.
  10. *
  11. * You should have received a copy of the GNU General Public License along
  12. * with this program; if not, write to the Free Software Foundation, Inc.,
  13. * 675 Mass Ave, Cambridge, MA 02139, USA.
  14. *
  15. */
  16. #include <linux/init.h>
  17. #include <linux/io.h>
  18. #include <linux/irqchip.h>
  19. #include <linux/kernel.h>
  20. #include <linux/libfdt.h>
  21. #include <linux/of_fdt.h>
  22. #include <asm/bootinfo.h>
  23. #include <asm/prom.h>
  24. #include <asm/mach-jz4740/base.h>
  25. #include "reset.h"
  26. #define JZ4740_EMC_SDRAM_CTRL 0x80
  27. static void __init jz4740_detect_mem(void)
  28. {
  29. void __iomem *jz_emc_base;
  30. u32 ctrl, bus, bank, rows, cols;
  31. phys_addr_t size;
  32. jz_emc_base = ioremap(JZ4740_EMC_BASE_ADDR, 0x100);
  33. ctrl = readl(jz_emc_base + JZ4740_EMC_SDRAM_CTRL);
  34. bus = 2 - ((ctrl >> 31) & 1);
  35. bank = 1 + ((ctrl >> 19) & 1);
  36. cols = 8 + ((ctrl >> 26) & 7);
  37. rows = 11 + ((ctrl >> 20) & 3);
  38. printk(KERN_DEBUG
  39. "SDRAM preconfigured: bus:%u bank:%u rows:%u cols:%u\n",
  40. bus, bank, rows, cols);
  41. iounmap(jz_emc_base);
  42. size = 1 << (bus + bank + cols + rows);
  43. add_memory_region(0, size, BOOT_MEM_RAM);
  44. }
  45. static unsigned long __init get_board_mach_type(const void *fdt)
  46. {
  47. if (!fdt_node_check_compatible(fdt, 0, "ingenic,jz4780"))
  48. return MACH_INGENIC_JZ4780;
  49. if (!fdt_node_check_compatible(fdt, 0, "ingenic,jz4770"))
  50. return MACH_INGENIC_JZ4770;
  51. return MACH_INGENIC_JZ4740;
  52. }
  53. void __init plat_mem_setup(void)
  54. {
  55. int offset;
  56. jz4740_reset_init();
  57. __dt_setup_arch(__dtb_start);
  58. offset = fdt_path_offset(__dtb_start, "/memory");
  59. if (offset < 0)
  60. jz4740_detect_mem();
  61. mips_machtype = get_board_mach_type(__dtb_start);
  62. }
  63. void __init device_tree_init(void)
  64. {
  65. if (!initial_boot_params)
  66. return;
  67. unflatten_and_copy_device_tree();
  68. }
  69. const char *get_system_type(void)
  70. {
  71. switch (mips_machtype) {
  72. case MACH_INGENIC_JZ4780:
  73. return "JZ4780";
  74. case MACH_INGENIC_JZ4770:
  75. return "JZ4770";
  76. default:
  77. return "JZ4740";
  78. }
  79. }
  80. void __init arch_init_irq(void)
  81. {
  82. irqchip_init();
  83. }