process.c 4.6 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155
  1. /*
  2. * Copyright (C) 2008-2009 Michal Simek <monstr@monstr.eu>
  3. * Copyright (C) 2008-2009 PetaLogix
  4. * Copyright (C) 2006 Atmark Techno, Inc.
  5. *
  6. * This file is subject to the terms and conditions of the GNU General Public
  7. * License. See the file "COPYING" in the main directory of this archive
  8. * for more details.
  9. */
  10. #include <linux/cpu.h>
  11. #include <linux/export.h>
  12. #include <linux/sched.h>
  13. #include <linux/sched/debug.h>
  14. #include <linux/sched/task.h>
  15. #include <linux/sched/task_stack.h>
  16. #include <linux/pm.h>
  17. #include <linux/tick.h>
  18. #include <linux/bitops.h>
  19. #include <linux/ptrace.h>
  20. #include <asm/pgalloc.h>
  21. #include <linux/uaccess.h> /* for USER_DS macros */
  22. #include <asm/cacheflush.h>
  23. void show_regs(struct pt_regs *regs)
  24. {
  25. show_regs_print_info(KERN_INFO);
  26. pr_info(" Registers dump: mode=%X\r\n", regs->pt_mode);
  27. pr_info(" r1=%08lX, r2=%08lX, r3=%08lX, r4=%08lX\n",
  28. regs->r1, regs->r2, regs->r3, regs->r4);
  29. pr_info(" r5=%08lX, r6=%08lX, r7=%08lX, r8=%08lX\n",
  30. regs->r5, regs->r6, regs->r7, regs->r8);
  31. pr_info(" r9=%08lX, r10=%08lX, r11=%08lX, r12=%08lX\n",
  32. regs->r9, regs->r10, regs->r11, regs->r12);
  33. pr_info(" r13=%08lX, r14=%08lX, r15=%08lX, r16=%08lX\n",
  34. regs->r13, regs->r14, regs->r15, regs->r16);
  35. pr_info(" r17=%08lX, r18=%08lX, r19=%08lX, r20=%08lX\n",
  36. regs->r17, regs->r18, regs->r19, regs->r20);
  37. pr_info(" r21=%08lX, r22=%08lX, r23=%08lX, r24=%08lX\n",
  38. regs->r21, regs->r22, regs->r23, regs->r24);
  39. pr_info(" r25=%08lX, r26=%08lX, r27=%08lX, r28=%08lX\n",
  40. regs->r25, regs->r26, regs->r27, regs->r28);
  41. pr_info(" r29=%08lX, r30=%08lX, r31=%08lX, rPC=%08lX\n",
  42. regs->r29, regs->r30, regs->r31, regs->pc);
  43. pr_info(" msr=%08lX, ear=%08lX, esr=%08lX, fsr=%08lX\n",
  44. regs->msr, regs->ear, regs->esr, regs->fsr);
  45. }
  46. void (*pm_power_off)(void) = NULL;
  47. EXPORT_SYMBOL(pm_power_off);
  48. void flush_thread(void)
  49. {
  50. }
  51. int copy_thread(unsigned long clone_flags, unsigned long usp,
  52. unsigned long arg, struct task_struct *p)
  53. {
  54. struct pt_regs *childregs = task_pt_regs(p);
  55. struct thread_info *ti = task_thread_info(p);
  56. if (unlikely(p->flags & PF_KTHREAD)) {
  57. /* if we're creating a new kernel thread then just zeroing all
  58. * the registers. That's OK for a brand new thread.*/
  59. memset(childregs, 0, sizeof(struct pt_regs));
  60. memset(&ti->cpu_context, 0, sizeof(struct cpu_context));
  61. ti->cpu_context.r1 = (unsigned long)childregs;
  62. ti->cpu_context.r20 = (unsigned long)usp; /* fn */
  63. ti->cpu_context.r19 = (unsigned long)arg;
  64. childregs->pt_mode = 1;
  65. local_save_flags(childregs->msr);
  66. #ifdef CONFIG_MMU
  67. ti->cpu_context.msr = childregs->msr & ~MSR_IE;
  68. #endif
  69. ti->cpu_context.r15 = (unsigned long)ret_from_kernel_thread - 8;
  70. return 0;
  71. }
  72. *childregs = *current_pt_regs();
  73. if (usp)
  74. childregs->r1 = usp;
  75. memset(&ti->cpu_context, 0, sizeof(struct cpu_context));
  76. ti->cpu_context.r1 = (unsigned long)childregs;
  77. #ifndef CONFIG_MMU
  78. ti->cpu_context.msr = (unsigned long)childregs->msr;
  79. #else
  80. childregs->msr |= MSR_UMS;
  81. /* we should consider the fact that childregs is a copy of the parent
  82. * regs which were saved immediately after entering the kernel state
  83. * before enabling VM. This MSR will be restored in switch_to and
  84. * RETURN() and we want to have the right machine state there
  85. * specifically this state must have INTs disabled before and enabled
  86. * after performing rtbd
  87. * compose the right MSR for RETURN(). It will work for switch_to also
  88. * excepting for VM and UMS
  89. * don't touch UMS , CARRY and cache bits
  90. * right now MSR is a copy of parent one */
  91. childregs->msr &= ~MSR_EIP;
  92. childregs->msr |= MSR_IE;
  93. childregs->msr &= ~MSR_VM;
  94. childregs->msr |= MSR_VMS;
  95. childregs->msr |= MSR_EE; /* exceptions will be enabled*/
  96. ti->cpu_context.msr = (childregs->msr|MSR_VM);
  97. ti->cpu_context.msr &= ~MSR_UMS; /* switch_to to kernel mode */
  98. ti->cpu_context.msr &= ~MSR_IE;
  99. #endif
  100. ti->cpu_context.r15 = (unsigned long)ret_from_fork - 8;
  101. /*
  102. * r21 is the thread reg, r10 is 6th arg to clone
  103. * which contains TLS area
  104. */
  105. if (clone_flags & CLONE_SETTLS)
  106. childregs->r21 = childregs->r10;
  107. return 0;
  108. }
  109. unsigned long get_wchan(struct task_struct *p)
  110. {
  111. /* TBD (used by procfs) */
  112. return 0;
  113. }
  114. /* Set up a thread for executing a new program */
  115. void start_thread(struct pt_regs *regs, unsigned long pc, unsigned long usp)
  116. {
  117. regs->pc = pc;
  118. regs->r1 = usp;
  119. regs->pt_mode = 0;
  120. #ifdef CONFIG_MMU
  121. regs->msr |= MSR_UMS;
  122. regs->msr &= ~MSR_VM;
  123. #endif
  124. }
  125. #ifdef CONFIG_MMU
  126. #include <linux/elfcore.h>
  127. /*
  128. * Set up a thread for executing a new program
  129. */
  130. int dump_fpu(struct pt_regs *regs, elf_fpregset_t *fpregs)
  131. {
  132. return 0; /* MicroBlaze has no separate FPU registers */
  133. }
  134. #endif /* CONFIG_MMU */
  135. void arch_cpu_idle(void)
  136. {
  137. local_irq_enable();
  138. }