rk3399-opp.dtsi 2.3 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134
  1. // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
  2. /*
  3. * Copyright (c) 2016-2017 Fuzhou Rockchip Electronics Co., Ltd
  4. */
  5. / {
  6. cluster0_opp: opp-table0 {
  7. compatible = "operating-points-v2";
  8. opp-shared;
  9. opp00 {
  10. opp-hz = /bits/ 64 <408000000>;
  11. opp-microvolt = <800000>;
  12. clock-latency-ns = <40000>;
  13. };
  14. opp01 {
  15. opp-hz = /bits/ 64 <600000000>;
  16. opp-microvolt = <800000>;
  17. };
  18. opp02 {
  19. opp-hz = /bits/ 64 <816000000>;
  20. opp-microvolt = <850000>;
  21. };
  22. opp03 {
  23. opp-hz = /bits/ 64 <1008000000>;
  24. opp-microvolt = <925000>;
  25. };
  26. opp04 {
  27. opp-hz = /bits/ 64 <1200000000>;
  28. opp-microvolt = <1000000>;
  29. };
  30. opp05 {
  31. opp-hz = /bits/ 64 <1416000000>;
  32. opp-microvolt = <1125000>;
  33. };
  34. };
  35. cluster1_opp: opp-table1 {
  36. compatible = "operating-points-v2";
  37. opp-shared;
  38. opp00 {
  39. opp-hz = /bits/ 64 <408000000>;
  40. opp-microvolt = <800000>;
  41. clock-latency-ns = <40000>;
  42. };
  43. opp01 {
  44. opp-hz = /bits/ 64 <600000000>;
  45. opp-microvolt = <800000>;
  46. };
  47. opp02 {
  48. opp-hz = /bits/ 64 <816000000>;
  49. opp-microvolt = <825000>;
  50. };
  51. opp03 {
  52. opp-hz = /bits/ 64 <1008000000>;
  53. opp-microvolt = <875000>;
  54. };
  55. opp04 {
  56. opp-hz = /bits/ 64 <1200000000>;
  57. opp-microvolt = <950000>;
  58. };
  59. opp05 {
  60. opp-hz = /bits/ 64 <1416000000>;
  61. opp-microvolt = <1025000>;
  62. };
  63. opp06 {
  64. opp-hz = /bits/ 64 <1608000000>;
  65. opp-microvolt = <1100000>;
  66. };
  67. opp07 {
  68. opp-hz = /bits/ 64 <1800000000>;
  69. opp-microvolt = <1200000>;
  70. };
  71. };
  72. gpu_opp_table: opp-table2 {
  73. compatible = "operating-points-v2";
  74. opp00 {
  75. opp-hz = /bits/ 64 <200000000>;
  76. opp-microvolt = <800000>;
  77. };
  78. opp01 {
  79. opp-hz = /bits/ 64 <297000000>;
  80. opp-microvolt = <800000>;
  81. };
  82. opp02 {
  83. opp-hz = /bits/ 64 <400000000>;
  84. opp-microvolt = <825000>;
  85. };
  86. opp03 {
  87. opp-hz = /bits/ 64 <500000000>;
  88. opp-microvolt = <875000>;
  89. };
  90. opp04 {
  91. opp-hz = /bits/ 64 <600000000>;
  92. opp-microvolt = <925000>;
  93. };
  94. opp05 {
  95. opp-hz = /bits/ 64 <800000000>;
  96. opp-microvolt = <1100000>;
  97. };
  98. };
  99. };
  100. &cpu_l0 {
  101. operating-points-v2 = <&cluster0_opp>;
  102. };
  103. &cpu_l1 {
  104. operating-points-v2 = <&cluster0_opp>;
  105. };
  106. &cpu_l2 {
  107. operating-points-v2 = <&cluster0_opp>;
  108. };
  109. &cpu_l3 {
  110. operating-points-v2 = <&cluster0_opp>;
  111. };
  112. &cpu_b0 {
  113. operating-points-v2 = <&cluster1_opp>;
  114. };
  115. &cpu_b1 {
  116. operating-points-v2 = <&cluster1_opp>;
  117. };
  118. &gpu {
  119. operating-points-v2 = <&gpu_opp_table>;
  120. };