rk3399-op1-opp.dtsi 2.5 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142
  1. // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
  2. /*
  3. * Copyright (c) 2016-2017 Fuzhou Rockchip Electronics Co., Ltd
  4. */
  5. / {
  6. cluster0_opp: opp-table0 {
  7. compatible = "operating-points-v2";
  8. opp-shared;
  9. opp00 {
  10. opp-hz = /bits/ 64 <408000000>;
  11. opp-microvolt = <800000>;
  12. clock-latency-ns = <40000>;
  13. };
  14. opp01 {
  15. opp-hz = /bits/ 64 <600000000>;
  16. opp-microvolt = <825000>;
  17. };
  18. opp02 {
  19. opp-hz = /bits/ 64 <816000000>;
  20. opp-microvolt = <850000>;
  21. };
  22. opp03 {
  23. opp-hz = /bits/ 64 <1008000000>;
  24. opp-microvolt = <900000>;
  25. };
  26. opp04 {
  27. opp-hz = /bits/ 64 <1200000000>;
  28. opp-microvolt = <975000>;
  29. };
  30. opp05 {
  31. opp-hz = /bits/ 64 <1416000000>;
  32. opp-microvolt = <1100000>;
  33. };
  34. opp06 {
  35. opp-hz = /bits/ 64 <1512000000>;
  36. opp-microvolt = <1150000>;
  37. };
  38. };
  39. cluster1_opp: opp-table1 {
  40. compatible = "operating-points-v2";
  41. opp-shared;
  42. opp00 {
  43. opp-hz = /bits/ 64 <408000000>;
  44. opp-microvolt = <800000>;
  45. clock-latency-ns = <40000>;
  46. };
  47. opp01 {
  48. opp-hz = /bits/ 64 <600000000>;
  49. opp-microvolt = <800000>;
  50. };
  51. opp02 {
  52. opp-hz = /bits/ 64 <816000000>;
  53. opp-microvolt = <825000>;
  54. };
  55. opp03 {
  56. opp-hz = /bits/ 64 <1008000000>;
  57. opp-microvolt = <850000>;
  58. };
  59. opp04 {
  60. opp-hz = /bits/ 64 <1200000000>;
  61. opp-microvolt = <900000>;
  62. };
  63. opp05 {
  64. opp-hz = /bits/ 64 <1416000000>;
  65. opp-microvolt = <975000>;
  66. };
  67. opp06 {
  68. opp-hz = /bits/ 64 <1608000000>;
  69. opp-microvolt = <1050000>;
  70. };
  71. opp07 {
  72. opp-hz = /bits/ 64 <1800000000>;
  73. opp-microvolt = <1150000>;
  74. };
  75. opp08 {
  76. opp-hz = /bits/ 64 <2016000000>;
  77. opp-microvolt = <1250000>;
  78. };
  79. };
  80. gpu_opp_table: opp-table2 {
  81. compatible = "operating-points-v2";
  82. opp00 {
  83. opp-hz = /bits/ 64 <200000000>;
  84. opp-microvolt = <800000>;
  85. };
  86. opp01 {
  87. opp-hz = /bits/ 64 <297000000>;
  88. opp-microvolt = <800000>;
  89. };
  90. opp02 {
  91. opp-hz = /bits/ 64 <400000000>;
  92. opp-microvolt = <825000>;
  93. };
  94. opp03 {
  95. opp-hz = /bits/ 64 <500000000>;
  96. opp-microvolt = <850000>;
  97. };
  98. opp04 {
  99. opp-hz = /bits/ 64 <600000000>;
  100. opp-microvolt = <925000>;
  101. };
  102. opp05 {
  103. opp-hz = /bits/ 64 <800000000>;
  104. opp-microvolt = <1075000>;
  105. };
  106. };
  107. };
  108. &cpu_l0 {
  109. operating-points-v2 = <&cluster0_opp>;
  110. };
  111. &cpu_l1 {
  112. operating-points-v2 = <&cluster0_opp>;
  113. };
  114. &cpu_l2 {
  115. operating-points-v2 = <&cluster0_opp>;
  116. };
  117. &cpu_l3 {
  118. operating-points-v2 = <&cluster0_opp>;
  119. };
  120. &cpu_b0 {
  121. operating-points-v2 = <&cluster1_opp>;
  122. };
  123. &cpu_b1 {
  124. operating-points-v2 = <&cluster1_opp>;
  125. };
  126. &gpu {
  127. operating-points-v2 = <&gpu_opp_table>;
  128. };