r8a7795-es1.dtsi 5.9 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319
  1. // SPDX-License-Identifier: GPL-2.0
  2. /*
  3. * Device Tree Source for the r8a7795 ES1.x SoC
  4. *
  5. * Copyright (C) 2015 Renesas Electronics Corp.
  6. */
  7. #include "r8a7795.dtsi"
  8. &soc {
  9. xhci1: usb@ee040000 {
  10. compatible = "renesas,xhci-r8a7795", "renesas,rcar-gen3-xhci";
  11. reg = <0 0xee040000 0 0xc00>;
  12. interrupts = <GIC_SPI 98 IRQ_TYPE_LEVEL_HIGH>;
  13. clocks = <&cpg CPG_MOD 327>;
  14. power-domains = <&sysc R8A7795_PD_ALWAYS_ON>;
  15. resets = <&cpg 327>;
  16. status = "disabled";
  17. };
  18. /delete-node/ mmu@febe0000;
  19. /delete-node/ mmu@fe980000;
  20. /delete-node/ mmu@fd950000;
  21. /delete-node/ mmu@fd960000;
  22. /delete-node/ mmu@fd970000;
  23. ipmmu_mp1: mmu@ec680000 {
  24. compatible = "renesas,ipmmu-r8a7795";
  25. reg = <0 0xec680000 0 0x1000>;
  26. renesas,ipmmu-main = <&ipmmu_mm 5>;
  27. power-domains = <&sysc R8A7795_PD_ALWAYS_ON>;
  28. #iommu-cells = <1>;
  29. };
  30. ipmmu_sy: mmu@e7730000 {
  31. compatible = "renesas,ipmmu-r8a7795";
  32. reg = <0 0xe7730000 0 0x1000>;
  33. renesas,ipmmu-main = <&ipmmu_mm 8>;
  34. power-domains = <&sysc R8A7795_PD_ALWAYS_ON>;
  35. #iommu-cells = <1>;
  36. };
  37. /delete-node/ usb-phy@ee0e0200;
  38. /delete-node/ usb@ee0e0100;
  39. /delete-node/ usb@ee0e0000;
  40. /delete-node/ usb@e659c000;
  41. /delete-node/ dma-controller@e6460000;
  42. /delete-node/ dma-controller@e6470000;
  43. fcpf2: fcp@fe952000 {
  44. compatible = "renesas,fcpf";
  45. reg = <0 0xfe952000 0 0x200>;
  46. clocks = <&cpg CPG_MOD 613>;
  47. power-domains = <&sysc R8A7795_PD_A3VP>;
  48. resets = <&cpg 613>;
  49. iommus = <&ipmmu_vp0 2>;
  50. };
  51. vspi2: vsp@fe9c0000 {
  52. compatible = "renesas,vsp2";
  53. reg = <0 0xfe9c0000 0 0x8000>;
  54. interrupts = <GIC_SPI 446 IRQ_TYPE_LEVEL_HIGH>;
  55. clocks = <&cpg CPG_MOD 629>;
  56. power-domains = <&sysc R8A7795_PD_A3VP>;
  57. resets = <&cpg 629>;
  58. renesas,fcp = <&fcpvi2>;
  59. };
  60. fcpvi2: fcp@fe9cf000 {
  61. compatible = "renesas,fcpv";
  62. reg = <0 0xfe9cf000 0 0x200>;
  63. clocks = <&cpg CPG_MOD 609>;
  64. power-domains = <&sysc R8A7795_PD_A3VP>;
  65. resets = <&cpg 609>;
  66. iommus = <&ipmmu_vp0 10>;
  67. };
  68. vspd3: vsp@fea38000 {
  69. compatible = "renesas,vsp2";
  70. reg = <0 0xfea38000 0 0x5000>;
  71. interrupts = <GIC_SPI 469 IRQ_TYPE_LEVEL_HIGH>;
  72. clocks = <&cpg CPG_MOD 620>;
  73. power-domains = <&sysc R8A7795_PD_ALWAYS_ON>;
  74. resets = <&cpg 620>;
  75. renesas,fcp = <&fcpvd3>;
  76. };
  77. fcpvd3: fcp@fea3f000 {
  78. compatible = "renesas,fcpv";
  79. reg = <0 0xfea3f000 0 0x200>;
  80. clocks = <&cpg CPG_MOD 600>;
  81. power-domains = <&sysc R8A7795_PD_ALWAYS_ON>;
  82. resets = <&cpg 600>;
  83. iommus = <&ipmmu_vi0 11>;
  84. };
  85. fdp1@fe948000 {
  86. compatible = "renesas,fdp1";
  87. reg = <0 0xfe948000 0 0x2400>;
  88. interrupts = <GIC_SPI 264 IRQ_TYPE_LEVEL_HIGH>;
  89. clocks = <&cpg CPG_MOD 117>;
  90. power-domains = <&sysc R8A7795_PD_A3VP>;
  91. resets = <&cpg 117>;
  92. renesas,fcp = <&fcpf2>;
  93. };
  94. csi21: csi2@fea90000 {
  95. compatible = "renesas,r8a7795-csi2";
  96. reg = <0 0xfea90000 0 0x10000>;
  97. interrupts = <GIC_SPI 185 IRQ_TYPE_LEVEL_HIGH>;
  98. clocks = <&cpg CPG_MOD 713>;
  99. power-domains = <&sysc R8A7795_PD_ALWAYS_ON>;
  100. resets = <&cpg 713>;
  101. status = "disabled";
  102. ports {
  103. #address-cells = <1>;
  104. #size-cells = <0>;
  105. port@1 {
  106. #address-cells = <1>;
  107. #size-cells = <0>;
  108. reg = <1>;
  109. csi21vin0: endpoint@0 {
  110. reg = <0>;
  111. remote-endpoint = <&vin0csi21>;
  112. };
  113. csi21vin1: endpoint@1 {
  114. reg = <1>;
  115. remote-endpoint = <&vin1csi21>;
  116. };
  117. csi21vin2: endpoint@2 {
  118. reg = <2>;
  119. remote-endpoint = <&vin2csi21>;
  120. };
  121. csi21vin3: endpoint@3 {
  122. reg = <3>;
  123. remote-endpoint = <&vin3csi21>;
  124. };
  125. csi21vin4: endpoint@4 {
  126. reg = <4>;
  127. remote-endpoint = <&vin4csi21>;
  128. };
  129. csi21vin5: endpoint@5 {
  130. reg = <5>;
  131. remote-endpoint = <&vin5csi21>;
  132. };
  133. csi21vin6: endpoint@6 {
  134. reg = <6>;
  135. remote-endpoint = <&vin6csi21>;
  136. };
  137. csi21vin7: endpoint@7 {
  138. reg = <7>;
  139. remote-endpoint = <&vin7csi21>;
  140. };
  141. };
  142. };
  143. };
  144. };
  145. &gpio1 {
  146. gpio-ranges = <&pfc 0 32 28>;
  147. };
  148. &ipmmu_vi0 {
  149. renesas,ipmmu-main = <&ipmmu_mm 11>;
  150. };
  151. &ipmmu_vp0 {
  152. renesas,ipmmu-main = <&ipmmu_mm 12>;
  153. };
  154. &ipmmu_vc0 {
  155. renesas,ipmmu-main = <&ipmmu_mm 9>;
  156. };
  157. &ipmmu_vc1 {
  158. renesas,ipmmu-main = <&ipmmu_mm 10>;
  159. };
  160. &ipmmu_rt {
  161. renesas,ipmmu-main = <&ipmmu_mm 7>;
  162. };
  163. &audma0 {
  164. iommus = <&ipmmu_mp1 0>, <&ipmmu_mp1 1>,
  165. <&ipmmu_mp1 2>, <&ipmmu_mp1 3>,
  166. <&ipmmu_mp1 4>, <&ipmmu_mp1 5>,
  167. <&ipmmu_mp1 6>, <&ipmmu_mp1 7>,
  168. <&ipmmu_mp1 8>, <&ipmmu_mp1 9>,
  169. <&ipmmu_mp1 10>, <&ipmmu_mp1 11>,
  170. <&ipmmu_mp1 12>, <&ipmmu_mp1 13>,
  171. <&ipmmu_mp1 14>, <&ipmmu_mp1 15>;
  172. };
  173. &audma1 {
  174. iommus = <&ipmmu_mp1 16>, <&ipmmu_mp1 17>,
  175. <&ipmmu_mp1 18>, <&ipmmu_mp1 19>,
  176. <&ipmmu_mp1 20>, <&ipmmu_mp1 21>,
  177. <&ipmmu_mp1 22>, <&ipmmu_mp1 23>,
  178. <&ipmmu_mp1 24>, <&ipmmu_mp1 25>,
  179. <&ipmmu_mp1 26>, <&ipmmu_mp1 27>,
  180. <&ipmmu_mp1 28>, <&ipmmu_mp1 29>,
  181. <&ipmmu_mp1 30>, <&ipmmu_mp1 31>;
  182. };
  183. &fcpvb1 {
  184. iommus = <&ipmmu_vp0 7>;
  185. };
  186. &fcpf1 {
  187. iommus = <&ipmmu_vp0 1>;
  188. };
  189. &fcpvi1 {
  190. iommus = <&ipmmu_vp0 9>;
  191. };
  192. &fcpvd2 {
  193. iommus = <&ipmmu_vi0 10>;
  194. };
  195. &du {
  196. vsps = <&vspd0 &vspd1 &vspd2 &vspd3>;
  197. };
  198. &vin0 {
  199. ports {
  200. port@1 {
  201. vin0csi21: endpoint@1 {
  202. reg = <1>;
  203. remote-endpoint= <&csi21vin0>;
  204. };
  205. };
  206. };
  207. };
  208. &vin1 {
  209. ports {
  210. port@1 {
  211. vin1csi21: endpoint@1 {
  212. reg = <1>;
  213. remote-endpoint= <&csi21vin1>;
  214. };
  215. };
  216. };
  217. };
  218. &vin2 {
  219. ports {
  220. port@1 {
  221. vin2csi21: endpoint@1 {
  222. reg = <1>;
  223. remote-endpoint= <&csi21vin2>;
  224. };
  225. };
  226. };
  227. };
  228. &vin3 {
  229. ports {
  230. port@1 {
  231. vin3csi21: endpoint@1 {
  232. reg = <1>;
  233. remote-endpoint= <&csi21vin3>;
  234. };
  235. };
  236. };
  237. };
  238. &vin4 {
  239. ports {
  240. port@1 {
  241. vin4csi21: endpoint@1 {
  242. reg = <1>;
  243. remote-endpoint= <&csi21vin4>;
  244. };
  245. };
  246. };
  247. };
  248. &vin5 {
  249. ports {
  250. port@1 {
  251. vin5csi21: endpoint@1 {
  252. reg = <1>;
  253. remote-endpoint= <&csi21vin5>;
  254. };
  255. };
  256. };
  257. };
  258. &vin6 {
  259. ports {
  260. port@1 {
  261. vin6csi21: endpoint@1 {
  262. reg = <1>;
  263. remote-endpoint= <&csi21vin6>;
  264. };
  265. };
  266. };
  267. };
  268. &vin7 {
  269. ports {
  270. port@1 {
  271. vin7csi21: endpoint@1 {
  272. reg = <1>;
  273. remote-endpoint= <&csi21vin7>;
  274. };
  275. };
  276. };
  277. };